



This is the accepted manuscript made available via CHORUS. The article has been published as:

Low-Latency Digital Signal Processing for Feedback and Feedforward in Quantum Computing and Communication

Yves Salathé, Philipp Kurpiers, Thomas Karg, Christian Lang, Christian Kraglund Andersen, Abdulkadir Akin, Sebastian Krinner, Christopher Eichler, and Andreas Wallraff Phys. Rev. Applied **9**, 034011 — Published 16 March 2018

DOI: 10.1103/PhysRevApplied.9.034011

Low-Latency Digital Signal Processing for Feedback and Feedforward in Quantum Computing and Communication

Yves Salathé,* Philipp Kurpiers, Thomas Karg, Christian Lang, Christian Kraglund Andersen, Abdulkadir Akin, Sebastian Krinner, Christopher Eichler, and Andreas Wallraff

Department of Physics, ETH Zürich, CH-8093 Zürich, Switzerland

(Dated: January 21, 2018)

Quantum computing architectures rely on classical electronics for control and readout. Employing classical electronics in a feedback loop with the quantum system allows to stabilize states, correct errors and to realize specific feedforward-based quantum computing and communication schemes such as deterministic quantum teleportation. These feedback and feedforward operations are required to be fast compared to the coherence time of the quantum system to minimize the probability of errors. We present a field programmable gate array (FPGA) based digital signal processing system capable of real-time quadrature demodulation, determination of the qubit state and generation of state-dependent feedback trigger signals. The feedback trigger is generated with a latency of 110 ns with respect to the timing of the analog input signal. We characterize the performance of the system for an active qubit initialization protocol based on dispersive readout of a superconducting qubit and discuss potential applications in feedback and feedforward algorithms.

I. INTRODUCTION

Recent quantum physical research is directed towards gaining experimental control of large-scale, strongly-interacting quantum systems such as trapped ions [1] and solid-state devices [2]. The ultimate goal is to realize a quantum computer [3–6] with a large number of quantum bits (qubits) which may outperform classical computers for certain computational tasks [7–11]. However, quantum systems do not act as stand-alone components but must be combined with classical electronics to control inputs such as microwave pulses or external magnetic fields and to record and analyze the output signals [12]. Analyzing the output signals in real time can be advantageous to condition input signals on prior measurement results and therefore realize a feedback loop with the quantum system [13].

Quantum feedback schemes [14] make use of the results of quantum measurements to act back onto the quantum state of the system within its coherence time. Experimental realizations of quantum feedback have shown that it is possible to prepare and stabilize non-classical states of electromagnetic fields in optical [15, 16] and microwave [17] cavities, and to enhance the precision of phase measurements using an adaptive homodyne scheme [18].

The first demonstrations of feedback protocols with superconducting qubits showed active initialization of qubits into their ground state [19] and the stabilization of Rabi and Ramsey oscillations [20, 21]. Further recent feedback experiments with superconducting qubits demonstrated the deterministic preparation of entangled two-qubit states [22, 23], the reversal of measurement-induced dephasing [24], and the stabilization of arbitrary

single-qubit states by continuously observing the spontaneous emission from a qubit [25].

Quantum feedforward schemes are closely related to quantum feedback schemes. In quantum feedforward schemes one part of a quantum system is measured while the action takes place on another part of the quantum system. A prominent example for a feedforward scheme is the quantum teleportation protocol [26], which has been realized with active feedforward in quantum optics setups [27–30], in molecules using nuclear magnetic resonance [31], trapped ions [32, 33], atomic ensembles [34] and solid-state qubits [35, 36].

The feedback latency is commonly defined as the time required for a single feedback round, i.e. the time between the beginning of the measurement of the state and the completion of the feedback action onto the state. A general requirement to achieve high success probabilities in quantum feedback schemes is that the feedback latency is much shorter than the timescale on which the quantum state decoheres.

Analog feedback schemes such as those reported in Refs. [20, 25] feature feedback latencies on the order of 100 ns, where the latencies are limited by analog bandwidth and delays in the cables in the cryogenic setups. However, analog signal processing circuits have limited flexibility. The flexibility can be improved by using a digital signal processing (DSP) unit in the feedback loop, which can be implemented on a central processing unit (CPU) or on a field programmable gate array (FPGA) [37]. CPU-based DSP systems offer versatile and convenient programming at the cost of several microseconds latency [17, 19] due to the delays introduced by the digital input and output of the signal, which is too slow to achieve very low error probabilities for feedback operations on superconducting qubits.

In this paper, we describe an FPGA-based feedback-capable signal analyzer which allows for real-time digital demodulation of a dispersive readout signal [38–40] and the generation of a qubit-state-dependent trigger with

^{*} ysalathe@phys.ethz.ch

input–to–output latency of 110 ns. Our signal analyzer is therefore among the fastest feedback-capable digital signal analyzers reported so far [21, 22, 41–43]. The capabilities of our signal analyzer enabled the feedforward action in the deterministic quantum teleportation experiment presented in Ref. [35]. In this paper, we illustrate the use of the feedback signal analyzer in a feedback loop for qubit initialization [19] and experimentally characterize its latency and performance.

The paper is organized as follows: in Sec. II we present an overview of a typical feedback loop in which our instrument is used and analyze the feedback latency. In Sec. III we discuss the implementation of the digital signal processing on the FPGA and analyze the processing latencies. Finally, in Sec. IV we experimentally characterize the performance of the feedback loop. In the appendices, we provide more details about our experimental setup and our implementation of the digital signal processing on the FPGA.

II. OVERVIEW OF THE FEEDBACK LOOP

In this section, we explain the elements of a typical feedback loop shown in Fig. 1(a). We designed the feedback loop to issue pulses onto a superconducting qubit inside a dilution refrigerator conditioned on a measurement of the qubit state by analog and digital signal processing using cryogenic and room-temperature electronics. We first discuss the elements of the detection scheme and the actuator electronics and then present the latencies of the feedback loop. We provide a detailed description of our experimental setup in App. A.

A. Principle of the detection scheme

We consider the dispersive readout of the state of transmon qubits [44, 45] with typical frequencies $\omega_{\rm q}/(2\pi)\approx 4$ –6 GHz for the transition between the ground $|g\rangle$ and first excited state $|e\rangle$. We couple a microwave resonator to the qubit [green box in Fig. 1(a)] with a frequency difference between qubit and resonator designed to be in the dispersive regime [38, 39].

In our experimental realization of the feedback loop (see Sec. IV), the qubit transition frequency is $\omega_{\rm q}/(2\pi)=6.148\,{\rm GHz}$ and the center resonator frequency amounts to $\omega_{\rm r}/(2\pi)=7.133\,{\rm GHz}$ with dispersive coupling rate $\chi/(2\pi)\approx 1.1\,{\rm MHz}$ between the qubit and the resonator. Depending on whether the qubit is in state $|g\rangle$ or $|e\rangle$, we observe the dispersively shifted resonator frequency at $\omega_{\rm r}\pm\chi$ respectively.

The qubit-state-dependent frequency shift leads to a state-dependent resonator response when the resonator is probed with a microwave pulse. In the dispersive readout scheme, high-fidelity quantum nondemolition readout [13] is achieved when probing the resonator with




FIG. 1. (a) Overview of the feedback loop. Typical latencies are indicated in blue and typical carrier frequencies of the signal are indicated in gray. See text for details. (b) Sketch of the time-dependence of the in-phase component I of the readout signal which approaches different steady-state values depending on whether the qubit is in state $|q\rangle$ (blue curve) or $|e\rangle$ (red curve). We consider a scenario in which the response time of the resonator is much shorter than the lifetime of the qubit. Specific times indicated are the onset of the readout pulse (t_0) as well as the beginning (t_1) and end (t_2) of the integration time (τ_i , blue shaded region). We define the total readout time $\tau_{\rm RO}$ as the time difference between t_0 and t_2 (blue arrow between dashed lines) [46]. (c) Sketch of the trajectories in the plane spanned by the I and Q components of the signal for the states $|g\rangle$ (blue) and $|e\rangle$ (red). Specific points in the trajectories are marked corresponding to the times t_0 , t_1 and t_2 as defined in (b). (d) Sketch of the typical distribution of the integrated in-phase component (I) when the qubit is in state $|g\rangle$ (blue curve) or $|e\rangle$ (red curve). The dashed line represents the threshold value $I_{\rm t}$ based on which the state of the qubit is determined.

power $\kappa\langle\hat{n}\rangle\hbar\omega_{\rm r}\approx 10^{-16}\,{\rm W}$ such that the steady-state average photon number $\langle\hat{n}\rangle$ in the resonator is on the order of 1–10 microwave photons [39, 46–50]. Due to the low power, it is essential to connect the output of the resonator to a Josephson parametric amplifier (JPA) [47, 51–59] to be able to discern the qubit-state-dependent resonator response within a single repetition of the experiment and in a time shorter than the qubit lifetime. Other schemes involve the direct coupling of a qubit to a Josephson bifurcation amplifier [60–63], autoresonant oscillator [64] or parametric oscillator [65] to be able to discern the qubit state with a higher microwave power.

For simplicity, we consider the case where the resonator is probed with a microwave pulse with frequency ω_r and

square envelope. The scheme considered here could be extended to include more sophisticated pulse shapes [46, 49, 66, 67] which increase the speed and fidelity of the readout as well as the speed of the reset of the intraresonator field.

We employ the complex representation of the signal $I(t) + iQ(t) \equiv A(t) \exp \left[\phi(t)\right]$ where A(t) and $\phi(t)$ are the time-dependent amplitude and phase of the signal at frequency $\omega_{\rm r}$. Upon transmission of the readout pulse with frequency close to resonance, the time-dependent in-phase I(t) and quadrature Q(t) components of the signal follow an exponential rise towards steady-state values starting at time t_0 after the onset of the readout pulse as illustrated in Fig. 1(b) [68]. The steady-state values depend on whether the qubit is in state $|q\rangle$ (blue curve) or state $|e\rangle$ (red curve). The trajectories of the readout signal in the two-dimensional plane spanned by I and Qas sketched in Fig. 1(c) start at the center of the plane which corresponds to zero amplitude and move into two different directions depending on the qubit state $|q\rangle$ (blue curve) or $|e\rangle$ (red curve).

The signal is subject to noise added by passive and active components [69]. Therefore we apply a linear filter to the signal with the goal to attenuate noise frequency components while keeping the frequency components that contain the signal [24, 40, 46, 70]. In particular, we apply a moving average filter which is advantageous in terms of the signal processing latency (see Sec. III C). The moving average is equivalent to an unweighted integration of the original signal in a particular integration window starting at a variable time t_1 and ending at time $t_2 = t_1 + \tau_i$ [see Fig. 1(b) and Fig. 1(c)], where τ_i is a constant integration time. We define the total readout duration as the time difference $\tau_{\rm RO} \equiv t_2 - t_0$ between the onset of the readout pulse and the end of the integration window. In the experiment presented in Sec. IV we used an integration window of $\tau_i = 40 \,\mathrm{ns}$ and a readout duration of $\tau_{\rm RO} = (105 \pm 2) \, \rm ns.$

In the absence of transitions between qubit states during the integration time, the statistical distribution of the integrated signal, when the experiment is repeated many times, is expected to be represented by two Gaussian-shaped peaks in a histogram of the I component [Fig. 1(d)]. In the presence of qubit state transitions during the readout, the distributions corresponding to the states $|g\rangle$ and $|e\rangle$ are expected to be non-Gaussian with an increased overlap [40, 46]. We discern the states $|g\rangle$ and $|e\rangle$ of the qubit by comparing the I signal to a threshold value I_t [dashed line in Fig. 1(d)]. The fidelity of the readout depends on the signal–to–noise ratio of the readout signal [46, 49]. To maximize the readout fidelity, we optimize the integration window and threshold value I_t .

B. Implementation of the detection scheme

The readout pulse is issued by the static control hardware [gray box in Fig. 1(a)]. Simultaneously, the static control hardware sends a trigger [tr in Fig. 1(a)] to the FPGA to synchronize the digital signal processing with the readout pulse.

We use an analog detection chain [yellow box in Fig. 1(a) containing amplifiers with a total gain of approximately 120 dB (see App. A) to detect the signal at the output of the resonator. In addition, the detection chain uses analog down-conversion electronics to convert the readout signal to an intermediate frequency $\omega_{\rm IF}$ compatible with the sampling rate $f_s = 100 \,\mathrm{MS/s}$ of our DSP unit. We choose an intermediate frequency at a quarter of the sampling frequency, i.e. $\omega_{\rm IF}/(2\pi) = f_{\rm s}/4 = 25\,{\rm MHz}$, which allows for efficient digital down-conversion (see Sec. III C). In comparison to $\omega_{IF} = 0$, an intermediate frequency on the order of tens of megahertz followed by digital demodulation avoids low-frequency noise and unwanted DC offsets which typically occur when using an analog-to-digital converter (ADC) to digitize the signal [41, 71, 72].

We digitize the down-converted signal using a single ADC channel followed by digital demodulation into its I and Q components. An alternative method is to separately digitize the I and Q channels obtained from an analog I/Q mixer which leads to a factor two increase of the effective bandwidth and avoids adding noise from the unwanted sideband. Thus, this two-channel method is useful especially in combination with a high-bandwidth non-degenerate parametric amplifier [57, 73]. However, the separate digitization of the I and Q channels is sensitive to mismatches between the conversion-loss and reference level which lead to a distortion of the digitized complex signal. These imperfections can be adjusted for by digital signal processing or by recombining the two channels into a single one by the introduction of a 90degree hybrid coupler after the analog I/Q mixer, effectively realizing an image rejection mixer [74].

We implement the digital signal processing on a Xilinx Virtex–4 FPGA mounted on a commercial DSP unit by Nallatech, Inc. (BenADDA-V4TM) [blue box in Fig. 1(a)] which includes an ADC with sampling rate $f_s = 100 \, \text{MS/s}$ and 14-bit voltage resolution. In a first step, the DSP digitally demodulates the signal [labeled as demod. in Fig. 1(a)]. The state discrimination module [state det. in Fig. 1(a)] then compares the filtered I signal at time τ_{RO} to the threshold I_t , to determine the qubit state from the demodulated signal. Depending on the determined qubit state, a feedback trigger [fb in Fig. 1(a)] is sent from the FPGA to the actuator electronics.

C. Actuator

The actuator is realized with an arbitrary waveform generator (AWG). When it receives the feedback trigger,

the AWG generates a feedback pulse with a sampling rate of 1 GHz. In our experiment, the actuator pulse (AP) has a duration of $\tau_{\rm AP}=28\,\rm ns$ and uses the derivative removal by adiabatic gate (DRAG) technique [75, 76] to prevent transitions to higher-excited states of the transmon outside of the subspace spanned by the states $|g\rangle$ and $|e\rangle$. We typically generate the actuator pulse with a carrier frequency of 100–300 MHz limited by the bandwidth of the AWG and analog mixer. In the experiment presented in Sec. IV we chose a carrier frequency of 100 MHz for the actuator pulse. We use an analog mixer to up—convert the actuator pulse to the qubit transition frequency, which is typically in the range of 4–6 GHz. Forwarding this pulse to the qubit realizes a conditional quantum gate on the qubit closing the feedback loop.

D. Latencies

We define the latency $\tau_{\rm FB}$ of the feedback loop [Fig. 1(a)] as the time from the beginning of the readout pulse until the completion of the feedback pulse, i.e.

$$\tau_{\rm FB} \equiv \tau_{\rm EL, \, tot} + \tau_{\rm RO} + \tau_{\rm AP},$$
(1)

where $\tau_{\rm EL,\,tot}$ is the total electronic delay of the signal in the analog and digital components and cables of the feedback loop, $\tau_{\rm RO}$ the readout duration (see Sec. II A) and $\tau_{\rm AP}=28\,\rm ns$ is the length of the actuator pulse (see Sec. II C). We measured the total electronic delay $\tau_{\rm EL,\,tot}=(219\pm2)\,\rm ns$ in-situ by changing the upconversion frequency of the feedback pulse to the resonance frequency of the readout resonator and adjusting the amplitude of the pulse. The resonant feedback pulse is transmitted through the resonator which makes it possible to determine the timing of the feedback pulse relative to the readout pulse. By adding up the contributions according to Eq. (1) we infer a feedback latency of $\tau_{\rm FB}=(352\pm3)\,\rm ns$.

The electronic delay

$$\tau_{\rm EL, \, tot} \equiv \tau_{\rm proc} + \tau_{\rm ADC, DIO} + \tau_{\rm AWG} + \tau_{\rm G, tot}, \quad (2)$$

can be broken up into accumulated contributions. The signal processing, which we implemented in the FPGA, introduces a processing delay of three clock cycles $\tau_{\rm proc} = 30\,{\rm ns}$ (see Sec. III). The feedback trigger is delayed by $\tau_{\rm proc} + \tau_{\rm ADC,DIO} = (110\pm3)\,{\rm ns}$ with respect to the analog input signal, where $\tau_{\rm ADC,DIO}$ is the delay introduced by the ADC and digital interfaces (see App. B).

By subtracting the separately determined quantities $\tau_{\rm proc}$, $\tau_{\rm ADC,DIO}$ and $\tau_{\rm AWG}$ from the total electronic delay $\tau_{\rm EL,\,tot}$ we estimate the inferred total group delay $\tau_{\rm G,tot}=(69\pm7)\,\rm ns$ in the cables and analog components. We expect the total cable length connecting the analog and digital components to be the dominant contribution to the inferred group delay. The inferred group delay corresponds to an approximate total cable length of 14 m considering an effective dielectric constant $\epsilon_{\rm eff}\approx 2$ for the

coaxial cables with PTFE dielectric. This inferred total cable length is consistent with the experimental setup. The cable length in our setup could be reduced further by placing the individual components of the feedback loop closer to each other which can be achieved, for example, by placing the FPGA and control electronics inside the dilution refrigerator [77–79].

III. FPGA-BASED DIGITAL SIGNAL PROCESSING

In this section, we describe our digital signal processing (DSP) circuit which we implemented on the Virtex–4 FPGA. To derive feedback triggers, the DSP circuit (Fig. 2) determines the qubit state by digital demodulation of the readout signal (see Sec. II). We start by discussing the digitization and synchronization of the input signal. Next, we discuss the signal processing features of each block and the corresponding latencies. Details of the FPGA implementation of each signal processing block are discussed in App. C. We analyze the FPGA timing and resource usage for the implementation of the DSP circuit on the Xilinx Virtex–4, Virtex–6 and Virtex–7 FPGA in App. D.

A. Digitization of the input signal

Before entering the DSP circuit, the readout signal is digitized by an external ADC chip which samples the signal with rate $f_{\rm s}=100$ MS/s. Typical readout signals are sine waves with qubit-state-dependent amplitude and phase as shown in Fig. 3(a). We parameterize the time-dependent voltage at the input of the ADC as

$$V_{\text{ADC}}(t) = \tilde{A}(t)\cos(\omega_{\text{IF}}t + \phi(t))$$

$$= \frac{\tilde{A}(t)}{2} \left(e^{i(\omega_{\text{IF}}t + \phi(t))} + e^{-i(\omega_{\text{IF}}t + \phi(t))} \right).$$
(3)

As discussed in Sec. II B, we choose an intermediate frequency of $\omega_{\rm IF}/(2\pi)=f_{\rm s}/4=25$ MHz for the readout signal after analog down–conversion (see Sec. II B) which is a useful choice for digital demodulation as discussed below. The time-dependent amplitude $\tilde{A}(t)$ is proportional to the amplitude A(t) of the field at the output of the resonator scaled by the gain of the analog detection chain and conversion loss of the mixer.

The ADC samples the signal $V_{\rm ADC}(t_n)$ at discrete times $t_n=n/f_{\rm s}=n\times 10\,{\rm ns}$ with index n. The ADC encodes the input voltage range of approximately $\pm 1\,{\rm V}$ as 14-bit fixed-point binary values. The fixed-point representation leads to a discretization step size of $2^{-13}\,{\rm V}\approx 0.12\,{\rm mV}$. A trigger pulse (tr) is provided together with the analog signal via a separate digital input of the FPGA to mark the onset of the readout pulse.




FIG. 2. Overview of the digital signal processing circuit showing the flow of the digitized signal (black arrows) and trigger lines (orange arrows). The symbols z^{-n} denote delays by n clock cycles implemented with synchronous D–flip–flops. Blue dashed lines mark positions at which the signal is further registered in pipelined registers not explicitly shown. The corresponding latencies of the pipeline stages are written below the blue arrows. Dotted lines indicate settings defined via the interface with the host computer. Explanations of each circuit block are given in the text.

B. Pipelined processing

We designed the DSP circuit to process the signal from the ADC in a pipelined manner. The signal from the ADC is initially buffered in a register implemented by synchronous D–flip–flops (ADC z^{-1} block in Fig. 2) which forward the value of the signal at each event of a rising edge of the sampling clock to the next processing element in the pipeline.

A separate trigger input (tr, orange lines in Fig. 2) marks the beginning of each experimental repetition. In order to synchronize the trigger with the ADC signal, the trigger initially goes through six pipelined registers (z^{-6} in Fig. 2), which compensate the difference in delay between the ADC line and trigger line. To synchronize the signal processing with the sampling clock, we insert further pipelined registers into the signal and trigger lines at specific points in the circuit (blue dashed lines in Fig. 2).

C. Digital demodulation

As discussed in Sec. II B, we digitally demodulate the readout signal to obtain the I and Q components of the signal. Digital demodulation is achieved by digital frequency down–conversion which involves digital mixing of the signal with a digital reference oscillator followed by digital low–pass filtering to remove noise and unwanted sideband frequency components [72].

1. Digital mixing

In the first part of the digital demodulation circuit (yellow box in Fig. 2), we implement a digital mixing




FIG. 3. Calculated signals at different processing stages for exemplary inputs when the qubit is either in the ground state (blue line) or in the excited state (red line). Blue squares and red diamonds represent the corresponding simulated digital signals obtained from a simulation of the FPGA design. The vertical axes have arbitrary units. The blue arrows and dashed lines visualize the delays of the signals relative to each other. (a) The signals $S_{\rm ADC}$ from the ADC with two different phases depending on the qubit being in the ground (blue) or excited state (red) together with the corresponding trigger (tr) signals (orange line). (b) Real ($Re[S_m]$) and imaginary $(Im[S_m])$ part of the complex signal at the output of the digital mixer with the corresponding trigger delayed by one clock cycle (z^{-1} tr). (c) In-phase (I) and quadrature (Q) component of the signal obtained at the output of the FIR filter corresponding to a moving average of four consecutive points with the corresponding trigger delayed by two clock cycles $(z^{-2}\text{tr})$ (d) Feedback trigger (fb) conditioned on a threshold on I indicated by the thick horizontal bar at t = 160 ns which is set by the user-definable delay z^{-d} of d = 14 clock cycles.

method [71, 72] (digital mixer in Fig. 2) to obtain a sideband at zero frequency. In the digital mixer, the input signal $V_{\rm ADC}$ as defined in Eq. (3), is multiplied with a complex exponential with down–conversion frequency $\omega_{\rm IF}$ to obtain a complex output signal $S_{\rm m}$,

$$S_{\rm m}(t_n) \equiv V_{\rm ADC} \times e^{-i\omega_{\rm IF}t_n}$$

$$= \frac{\tilde{A}(t)}{2} \left(e^{i\phi(t)} + e^{-i(2\omega_{\rm IF}t + \phi(t))} \right). \tag{4}$$

The action of the multiplication is to generate two sidebands corresponding to the two complex exponentials in Eq. (4); one is corresponding to the complex signal $I+iQ\equiv \tilde{A}(t)e^{i\phi(t)}/2$ and the other leads to oscillations with frequency $2\omega_{\rm IF}$ of the output signals of the mixer [Fig. 3(b)]. The complex signal I+iQ is the basis on which we determine the state of the qubit after filtering out the oscillating sideband (see following sections). In practice, the real (Re[$S_{\rm m}$]) and imaginary (Im[$S_{\rm m}$]) parts of the output signal of the mixer are computed separately by multiplying the input signal with a discrete cosine to obtain the real part and with a discrete negative sine to obtain the imaginary part. The FPGA implementation of the digital mixer is described in App. C1. For $\omega_{\rm IF}/(2\pi) = f_{\rm s}/4$, the digital mixer introduces a latency of less than one clock cycle (10 ns) due to its multiplier-less implementation [71, 72]. Since the output signal of the mixer is registered by synchronous D-flip-flops, the effective latency for the multiplier-less method is one clock cycle. For synchronization, the trigger signal (tr) is delayed by one clock cycle [z^{-1} tr in Fig. 3(b)].

Compared to the $f_{\rm s}/4$ mixing method, multiplication with a sinusoidal digital local oscillator (LO) of arbitrary frequency introduces a latency of one additional clock cycle (10 ns) in our implementation. Digital mixing with multiple arbitrary-frequency LOs will be useful for multiplexed readout [49, 63, 80–83] with future high-bandwidth versions of the signal processing unit.

2. Digital low-pass filter

The second essential part of the digital downconversion circuit is a digital low-pass filter, which extracts the I and Q components from the signals $Re[S_m]$ and $Im[S_m]$ by removing the sideband spectral components oscillating at frequency $2\omega_{\rm IF}$ [72]. We implement the digital low-pass filter as a finite impulse response (FIR) filter [72] which is a discrete convolution of the digital signal with a finite sequence of filter coefficients. By matching the filter coefficients (integration weights) to the expected resonator response, it is possible to optimize the single-shot readout fidelity [24, 40, 46, 48, 49, 70]. While our DSP circuit in principle allows for 40-point FIR filters with arbitrary filter coefficients, a moving average is the simplest type of FIR low-pass filter which is possible to implement without multipliers and therefore has a reduced processing latency and uses less FPGA resources than a more general FIR filter. The FPGA implementation of the moving average module is described in App. C2.

The moving average (FIR filter in Fig. 2) is applied separately to the real part $(Re[S_m])$ and imaginary part $(Im[S_m])$ of the complex output signal of the digital mixer, S_m , leading to

$$I(t_n) + iQ(t_n) \equiv \frac{1}{l} \sum_{k=n-l+1}^{n} S_{\mathbf{m}}(t_k),$$
 (5)

which is a discrete convolution with a square window of length l. In the limit of negligible modulation bandwidth, the moving average filters a sinusoidal perfectly if the window length l is a multiple of the oscillation period. In the case of $\omega_{\rm IF}/(2\pi) = f_{\rm s}/4$, the periodicity of the unwanted terms at $2\omega_{\rm IF}$ is equal to two discrete samples. Therefore any window length which spans an

even number of samples is suitable to filter out the $2\omega_{\rm IF}$ sideband.

The output of the moving average with window length l=4 is shown in Fig. 3(c). The I and Q signals at the output of the moving average show a smooth ramp towards a steady-state value. In the simulated signals shown in Fig. 3 an appropriate global phase offset has been chosen such that the difference between the traces corresponding to the $|g\rangle$ and $|e\rangle$ state is maximized in the I component of the signal (see Sec. II A). The moving average module has a latency of one clock cycle. The trigger is delayed accordingly by one additional clock cycle $(z^{-1}z^{-1}\mathrm{tr}=z^{-2}\mathrm{tr})$ for synchronization with the signal.

To implement a mode-matched filter [40, 46, 84], the moving average circuit presented in App. C 2 could be extended by inserting a multiplication by a series of configurable weighting factors prior to the accumulation [43]. The weighted accumulation is implementable with latencies $\leq 15 \, \mathrm{ns}$ on recent FPGAs [43].

D. Offset subtraction and scaling

Following the FIR filter block, the I and Q signals enter blocks which perform offset subtraction and scaling of the signal (green boxes in Fig. 2). The main purpose of offset subtraction is to set a threshold value as described in Sec. III E. Moreover, offset subtraction and scaling allows to make best use of the fixed range and resolution used for recording histograms (see Sec. III F).

The outputs of the offset subtraction and scaling blocks are described by

$$\tilde{I}(t_n) \equiv m_{\rm I}(I(t_n) - c_{\rm I}) \tag{6}$$

$$\tilde{Q}(t_n) \equiv m_{\mathcal{Q}}(Q(t_n) - c_{\mathcal{Q}}), \tag{7}$$

where c_I and c_Q are offsets in the I/Q plane and m_I and m_Q are multiplication factors. We determine the parameters (c_I, c_Q) and (m_I, m_Q) in a calibration measurement. The latencies of the offset subtraction and scaling blocks are less than one clock cycle and no synchronous D–flip–flops are used.

E. State discrimination module

The state discrimination module (red box in Fig. 2) determines the state of the qubit based on the preprocessed input signals \tilde{I} and \tilde{Q} . Due to the offset subtraction, the threshold value for state discrimination can be kept fixed at zero which simplifies the FPGA implementation of the state discrimination module as discussed in App. C 4.

The readout time $\tau_{\rm RO}$ relative to the onset of the readout pulse (see Sec. II A) is specified with a variable delay of d clock cycles after the detection of the trigger signal, i.e. $d \times 10 \, \rm ns = \tau_{\rm RO}$. In the example shown in Fig. 3(c), the $|g\rangle$ and $|e\rangle$ states of the qubit are discriminated based on a threshold value (thick horizontal bar) defined for the

I signal at a time $t=160\,\mathrm{ns}$ which is $d=14\,\mathrm{clock}$ cycles after the detection of the trigger signal $z^{-2}\mathrm{tr}$. The simulated I signals corresponding to the $|0\rangle$ [blue curve in Fig. 3(c)] and $|1\rangle$ [red curve in Fig. 3(c)] state are well distinguishable at the time when the threshold is checked, such that the state of the qubit can be determined successfully even in presence of noise (see Sec. IV). The state discrimination module either issues the feedback trigger [red curve in Fig. 3(d)] or does not issue the feedback trigger [blue curve in Fig. 3(d)] based on the determined qubit state.

Our DSP circuit provides the possibility to derive a second feedback trigger (fb2 in Fig. 2) based on both the in-phase (\tilde{I}) or quadrature (\tilde{Q}) signal components. For example, in the quantum teleportation protocol [26] the states of two qubits at the sender's location are measured in order to perform a state-dependent rotation on a qubit at the receiver's location. In our experimental realization of the teleportation protocol as discussed in Ref. [35], we discriminated the states of the two sender's qubits based on two threshold values defined for the I and Q signals. Based on the outcome of comparing the I and Q signals to the two threshold values, we issued two independent trigger signals to two separate AWGs in order to implement a conditional operation on the receiver's qubit [35].

F. Histogram module

The histogram module records how often the values of the signals \tilde{I} and \tilde{Q} obtained from a specific integration window fall into a particular histogram bin when the experiment is repeated many times. The bins are defined by subdividing the signal range from -1 to +1 into typically 128 bins. From the histogram, an estimate of the probability density function of the signal at the specified times is obtained.

We repeat the experiment 2×10^6 times corresponding to a maximum count C around 10^4 for each histogram bin. This number of repetitions reduces the relative standard deviation $\sigma_C/C=1/\sqrt{C}$ to approximately 1% around the maximum of the observed distributions. Storing the histogram of the signal needs less memory than storing the value of the signal in each repetition if the number of repetitions exceeds the number of histogram bins. The histogram module therefore allows for data reduction at the time when the data is recorded.

We have used the histogram module in previous experiments to characterize the quantum statistics of microwave radiation emitted from circuit QED systems [85–88]. In the context of feedback experiments, we record histograms to obtain the probabilities of observing a particular qubit state in two consecutive qubit readouts as described in Sec. IV.

We update the histogram at the same time as the state discrimination module determines the qubit state in order to analyze the readout fidelity and feedback performance (see Sec. IV). We synchronize the state discrimination module and the histogram module using a marker signal (fbTime in Fig. 2) which is sent from the state discrimination module to the histogram module. We use an external Zero Bus Turnaround (ZBT) Random Access Memory (RAM) (see Fig. 2) to store the histogram. When the recording of the histogram is completed, we transfer the histogram to the host computer via the interface. The implementation details of the histogram module are described in App. C 5.

IV. QUBIT STATE INITIALIZATION EXPERIMENT

In this section, the functionality of the presented DSP circuit is demonstrated in the context of a qubit state initialization experiment. In the experiment we use the feedback loop to reset the state of a superconducting qubit [19, 89–91] (see App. E) deterministically into its ground state, independent of its initial state. We correlate the outcomes of two consecutive qubit measurements in order to separate out the different effects such as the qubit lifetime and readout fidelity which contribute to the overall performance of the feedback protocol.

We choose the repetition period $10\,\mu s$ of the experiment to be longer than the qubit lifetime $T_1\approx 1.4\,\mu s$, such that the qubit is approximately in thermal equilibrium with its environment at the beginning of each experimental repetition. We observe a finite thermal population $P_{\rm therm}\approx 7\%$ of the excited state $|e\rangle$ due to the elevated effective temperature of about $114\,\rm mK$ of the system on which the experiments were performed (see App. F).

In order to test the feedback protocol, we prepare an equal superposition of the computational states $|g\rangle$ and $|e\rangle$ of the superconducting qubit. This choice of initial state will ideally lead to equal probabilities to find the states $|g\rangle$ and $|e\rangle$ when the qubit is measured. Preparing an equal superposition as an initial state will therefore test the feedback actuator for both computational states $|g\rangle$ and $|e\rangle$ of the qubit. An additional data set (App. F) shows that the feedback scheme can also be used to reduce the thermal population of the excited state [19, 90, 92], providing an additional benchmark for our feedback loop.

Ideally, we consider the case when the qubit is initialized in the state $|g\rangle$ corresponding to the Bloch vector pointing to the upper pole of the Bloch sphere [stage 1 in Fig. 4(a)]. A microwave pulse at frequency $\omega_{\bf q}$ [green line in Fig. 4(b)] is applied to the qubit to realize a $\pi/2$ rotation which brings the qubit into the superposition state $|+\rangle \equiv (|g\rangle + |e\rangle)/\sqrt{2}$ corresponding to a Bloch vector pointing at the equator of the Bloch sphere [stage 2 in Fig. 4(a)].

When the qubit initially is in state $|e\rangle$, for example due to the non-zero temperature of the system, the effect of the $\pi/2$ rotation is to prepare the state $|-\rangle \equiv (|g\rangle - |e\rangle)/\sqrt{2}$ which is an equal superposition of




FIG. 4. (a) Quantum circuit depicting the experimental protocol to test the feedback routine. The state at each stage of the protocol is represented on the Bloch sphere (blue). The horizontal black line indicates the evolution of the qubit state over time. Double arrows (\Rightarrow) represent the flow of classical information. The sequence of operations is: a $\pi/2$ rotation (green box) of the Bloch vector about an equatorial axis, a first projective measurement (M1), a conditional π rotation (red dashed box) that depends on the feedback trigger (fb) determined by the digital signal processing (DSP) and a second projective measurement (M2) of the qubit state. (b) Pulse scheme showing the timing of microwave pulses applied to the qubit (green trace), the pulses applied to the resonator (yellow trace) and the conditional π pulse applied to the qubit (red, dashed). The blue shaded regions mark the integration windows of the measurements M1 and M2. The time offset τ_{RO} marks the time from the beginning of each readout pulse to the end of the corresponding integration window, $\tau_{\rm EL,\,tot}$ (blue arrow) marks the delay in the feedback electronics and $\tau_{\rm FB}$ marks the total feedback latency as defined in the main text. (c) Histograms of the in-phase signal I_1 obtained from the first readout pulse M1 (blue dots) and in-phase signal I_2 obtained from the second readout pulse M2 (orange dots) for the case when the feedback actuator is disabled. The dashed line marks the feedback threshold. For M1 and M2 the percentage of counts on the right side of the threshold is indicated. (d) The same type of histograms as in (c) but with the feedback actuator enabled. (e) Two-dimensional histogram with 128 × 128 bins counting the combined outcomes of the first readout I_1 (horizontal axis) and second readout I_2 (vertical axis) for the case when the feedback actuator is disabled. The plane is divided into four regions (\mathcal{R}_{GG} , \mathcal{R}_{GE} , \mathcal{R}_{EG} , \mathcal{R}_{EE}) separated by the threshold (dashed lines). The percentage of counts relative to the total count is indicated in each quadrant. Red lines are contour lines marking specific counts of $\{0.5, 1, 2\} \times 10^3$. (f) The same type of two-dimensional histogram as in (e) but with the feedback actuator enabled.

 $|g\rangle$ and $|e\rangle$ with a different phase. The states $|+\rangle$ and $|-\rangle$ are expected to lead to an identical distribution of outcomes in the state detection.

In the experiment, directly after the preparation of the initial state, at time $t_{\rm M1}=0$, the state of the qubit is measured with a readout pulse of length 160 ns (see M1 in Fig. 4) applied to the resonator. The dispersive readout projects the state of the qubit into either the ground or excited state corresponding to the upper and lower pole of the Bloch sphere [stage 3 in Fig. 4(a)]. The DSP (see Sec. III) extracts the in-phase component I_1 during the readout pulse M1. We filter the signal I_1 with a moving average of four consecutive samples, corresponding to an integration window [blue region M1 in Fig. 4(b)] of 40 ns. We extracted the time $\tau_{\rm RO}\approx 105\,{\rm ns}$

of the end of the integration window [93] relative to the beginning of the readout pulse by fitting a theoretical model to the switch-on dynamics of the readout signal in a time-resolved measurement [46].

The histogram of I_1 [blue dots in Fig. 4(c)] reveals two Gaussian peaks corresponding to the distributions of the in-phase signal for the qubit being in state $|g\rangle$ or $|e\rangle$. The measured initial excited state probability $\mathbb{P}[E_1]_{\text{fb off}} = 46.06(3)\%$, is the fraction of counts of values I_1 above the threshold value $I_{\text{t}} = 16\,\text{mV}$ [dashed line in Fig. 4(c)] relative to the total count $C_{\text{tot}} = 2^{21} \approx 2 \times 10^6$ of measurements.

With a master equation [94] we simulate the decay of the qubit state with characteristic time $T_1 = 1.4 \,\mu\text{s}$ during the time of the $\pi/2$ pulse and the readout up

to the center of the integration window [see Fig. 4(b)]. Furthermore we take into account a bias of the measured probabilities towards 50% due to the finite readout error of 3% (see App. G). From the master equation simulation we obtain an expected excited state probability of $\mathbb{P}[E_1]_{\text{sim}} = 47.07\%$ in the first measurement M1 which agrees reasonably with the measured probability $\mathbb{P}[E_1]_{\text{fb off}}$ (see above). A source of systematic errors is measurement-induced mixing [95]. An additional reason for the systematic deviation of the measured probability from the simulated probability is that the threshold value $I_{\rm t} = 16\,{\rm mV}$, which was chosen based on a previous calibration measurement, deviates from the value $I_{\rm t, opt} \approx 13 \, {\rm mV}$ which optimizes readout fidelity (see App. G). This offset leads to a bias of the observed probabilities towards the ground state in addition to a systematic bias due to state transitions during the integration time [46].

The feedback loop is configured to deterministically prepare the state $|g\rangle$ [stage 4 in Fig. 4(a)]. The feedback pulse, inducing a π rotation of the Bloch vector of the qubit, turns the state $|e\rangle$ into $|g\rangle$ and vice versa. Thus, the feedback π pulse is issued only if the first measurement M1 revealed the qubit to be in state $|e\rangle$. The π pulse [red dashed line in Fig. 4(b)] arrives at the qubit with delay of $\tau_{\rm EL,\,tot}$ (see Sec. II D) conditioned on the readout result of M1.

For verification, a second readout pulse (M2 in Fig. 4) is applied to the qubit at the time $t_{\rm M2} = 360\,{\rm ns}$ directly after the arrival of the feedback pulse at the qubit. The difference between $t_{\rm M2}$ and the beginning of the first readout pulse corresponds to the total feedback latency $\tau_{\rm FB}$ (see Sec. II D). We recorded histograms of I_2 , which is the filtered in-phase component of the signal at time $t_{\rm M2} + \tau_{\rm RO}$. When the feedback actuator is disabled, the histogram of I_2 [orange dots in Fig. 4(c)] shows reduced counts on the right side of the threshold with an excited state probability of $\mathbb{P}[E_2]_{\text{fb off}} = 34.97(3)\%$. Extending the master equation simulation introduced above to include the full pulse sequence up to the second readout pulse, we obtain $\mathbb{P}[E_2]_{\text{fb off, sim}} = 37.89\%$ in reasonably good agreement with the measured value. The state decay between M1 and M2, which leads to the observed reduction in the excited state population, causes errors in the feedback action as discussed below.

When the experiment is repeated with the feedback actuator enabled, the double-peaked histogram obtained from the first readout I_1 [blue dots in Fig. 4(d)] is approximately identical to the case without feedback, as expected, with the measured excited state probability $\mathbb{P}[E_1]_{\text{fb on}} = 46.02(3)\%$ agreeing with $\mathbb{P}[E_1]_{\text{fb off}}$ within the statistical error bars. After the feedback pulse, in the histogram of I_2 [orange dots in Fig. 4(d)], the measured excited state probability is significantly reduced to $\mathbb{P}[E_2]_{\text{fb on}} = 13.23(2)\%$. This probability compares reasonably well with the simulated value of $\mathbb{P}[E_2]_{\text{fb on, sim}} = 10.50\%$ obtained from the master equation simulation introduced above. We attribute the dif-

ference between the measured and simulated value of $\mathbb{P}[E_2]_{\text{fb on}}$ to measurement-induced mixing and the deviation of the feedback threshold from the optimal value (see above).

To obtain a figure of merit for the feedback protocol that is independent of characteristics such as state decay and temperature of the quantum system, we study correlations between the outcomes of the two readout pulses M1 and M2. From the two-dimensional histograms [Fig. 4(e,f)] with axes I_1 and I_2 , we obtain experimental probabilities to observe a specific range \mathcal{R} of two consecutive measurement outcomes (I_1, I_2) . The probabilities $\mathbb{P}[\mathcal{R}_{xy}]$ correspond to observing the qubit in state x with the first readout pulse and consecutively in state y with the second readout pulse. These probabilities are obtained from the normalized counts in the four quadrants $(\mathcal{R}_{\text{GG}}, \mathcal{R}_{\text{GE}}, \mathcal{R}_{\text{EG}}, \mathcal{R}_{\text{EE}})$ separated by the threshold [dashed lines in Fig. 4(e,f)].

When the feedback is enabled, the measured probability $\mathbb{P}[\mathcal{R}_{EE}]_{fb \text{ on}} = 11.57(2)\%$ [Fig. 4(f)] corresponds to the unwanted event of the state $|e\rangle$ being observed consecutively with both readout pulses. We explain the dominant contribution to $\mathbb{P}[\mathcal{R}_{EE}]_{fb \text{ on}}$ by state decay between the first readout pulse and the feedback pulse. The probability of state decay between the first and second readout pulse is extracted from a reference measurement of $\mathbb{P}[\mathcal{R}_{EG}]_{fb \text{ off}} = 12.97(2)\%$ [Fig. 4(e)] when the feedback is disabled. The probabilities $\mathbb{P}[\mathcal{R}_{EE}]_{fb \text{ on}}$ and $\mathbb{P}[\mathcal{R}_{EG}]_{fb \text{ off}}$ are close to each other since the conditional π pulse swaps the state $|g\rangle$ with $|e\rangle$ before the second readout pulse. The corresponding simulated probabilities $\mathbb{P}[\mathcal{R}_{EE}]_{fb\ on,\ sim} = 8.32\%$ and $\mathbb{P}[\mathcal{R}_{EG}]_{fb \text{ off, sim}} = 11.37\%$ (see Tab. I) are in reasonable agreement with the experimental values considering the sources of systematic errors as discussed above.

The measured probability $\mathbb{P}[\mathcal{R}_{GE}]_{fb \text{ on}} = 1.67(1)\%$ [Fig. 4(f)] of a transition from state $|g\rangle$ to $|e\rangle$, when the feedback loop is enabled, is close to the reference value $\mathbb{P}[\mathcal{R}_{GE}]_{fb \text{ off}} = 1.88(1)\%$ [Fig. 4(e)] when the feedback is disabled. This shows that the state is correctly left unchanged when the qubit is already in state $|g\rangle$. A possible reason for the small systematic deviation of $\mathbb{P}[\mathcal{R}_{GE}]_{fb \text{ on}}$ from $\mathbb{P}[\mathcal{R}_{GE}]_{fb \text{ off}}$, which is on the order of 0.2%, could be drifts in the experimental parameters such as the phase of the readout signal.

In summary, the probabilities of the combined events (Tab. I) show that in the feedback protocol the π pulse is applied only when it is intended and that the probability of the unwanted events in region $\mathcal{R}_{\rm EE}$ is limited by state decay between the first measurement and the feedback pulse. Our results show that the latency time of our feedback implementation is sufficiently short to demonstrate its functionality within the qubit lifetime.

In a further experimental run, we used the feedback to prepare the excited state $|e\rangle$, by issuing the feedback π -pulse only when the ground state is detected in the initial readout M1 [19]. As in the protocol shown in Fig. 4(a), we prepared the state $(|g\rangle + |e\rangle)/\sqrt{2}$ before the

TABLE I. Experimental (exp.) and simulated (sim.) probabilities $\mathbb{P}[\mathcal{R}_{xy}]$ of the events to observe the qubit in state x in the first measurement and in state y in the second measurement when the feedback is either disabled (off) or enabled (on). The simulated values are obtained from a master equation simulation. See main text for details.

	feedback off		feedba	ack on
	exp.	sim.	exp.	sim.
$\mathbb{P}[\mathcal{R}_{\mathrm{GG}}]$	52.06(3)%	50.74%	52.32(3)%	50.74%
$\mathbb{P}[\mathcal{R}_{ ext{GE}}]$	1.88(1)%	2.18%	1.67(1)%	2.18%
$\mathbb{P}[\mathcal{R}_{\mathrm{EG}}]$	12.97(2)%	11.37%	34.45(3)%	38.75%
$\mathbb{P}[\mathcal{R}_{ ext{EE}}]$	33.10(3)%	35.71%	11.57(2)%	8.32%

initial readout M1. The experimentally determined excited state probability in the readout M2 after the feedback pulse amounted to 81.8%. For comparison, we obtain a predicted excited state probability 83.2% from the master equation simulation with the same parameters as for the simulations presented above. The feedback-assisted preparation of the excited state provides a further benchmark for the feedback loop.

V. CONCLUSIONS AND DISCUSSION

We developed a low-latency FPGA-based digital signal processing unit for quantum feedback and feedforward applications such as the qubit initialization scheme presented in this paper and the deterministic quantum teleportation realized in Ref. [35]. The histogram module, which we implemented on the FPGA, stores the relevant information about the readout signal in real time and in a memory-efficient manner and thus improves the scalability of both the experimental repetition rate and the number of readout channels. The techniques presented in this work are generally applicable independent of the specific quantum system. For example, the signal processing techniques could be adapted to be used with charge- or spin-based quantum dot qubits [96–99].

Our experimental results show that the feedback loop performs as expected. The total electronic delay of the signal in the feedback loop is $\tau_{\rm EL,\,tot} = (219 \pm 2)\,\rm ns$ determined by the sum of ADC latency, processing latency, AWG latency, and cable delays. Adding the quantumdevice-specific readout time and feedback pulse duration, we obtain a total feedback latency $\tau_{\rm FB} = (352 \pm 3) \, \rm ns. \, To$ reduce the probability of state decay between the state detection and the feedback action, the ratio $r \equiv \tau_{\rm FB}/T_1$ of the feedback latency to the qubit lifetime T_1 needs to be reduced. Since the probability of state decay is expected to be proportional to $1 - \exp(-r)$, a T_1 time of about 40 µs would be needed to achieve error probabilities of less than 1% in one iteration of the feedback scheme presented in this work. With the longest T_1 times achievable with state-of-the art superconducting circuits

of up to approximately $100\,\mu s$ [100–102], we estimate a probability of approximately 0.3% for errors due to state decay given our total feedback latency. In the present work, we demonstrated digital processing latencies on the order of $30\,n s$, which are among the shortest latencies reported for FPGA-based signal analyzers [21, 22, 43] in the context of superconducting qubits. Simultaneously, the usage of advanced readout strategies enables a shorter optimal readout times [46, 49]. Shorter latencies for analog–to–digital conversion and cable delays may be achievable by using custom-made circuit boards which work at cryogenic temperatures [77–79] or by on-chip logical elements [103–105].

Low latency feedback loops may play a role in realizing future quantum computers, where a key ingredient is quantum error correction [106–108] in which error syndromes of a quantum error correction code are detected by repetitive measurements. The syndrome measurements are designed to keep track of unwanted bit flip and phase errors. In this context it is essential to have a flexible low latency classical processing unit to process the error syndromes without causing additional delay for the quantum processor. A large set of quantum error correction codes may work with a passive 'Pauli frame' update [109], however, it still remains an open question [110] whether some level of correction and qubit reset using active feedback is preferable. Therefore, having a low latency signal processor with feedback capabilities as presented in this work, will be instrumental for scaling up quantum technologies. In future multi-qubit experiments, frequency-multiplexed readout techniques [49, 63, 80–83] can be implemented, in combination with parallel digital demodulation. We estimate that we can implement on the order of ten parallel digital demodulation channels with adjustable intermediate frequencies on a Virtex-6 FPGA. A further constraint is set by the spectral overlap of the signals for each qubit, which puts a practical limit on the number of qubits that can faithfully be read out within the bandwidth of the ADC.

ACKNOWLEDGMENTS

The authors would like to thank Deniz Bozyigit for initial contributions to the FPGA firmware. The authors further acknowledge useful discussions with Johannes Heinsoo, Markus Oppliger and Lars Steffen.

The authors acknowledge financial support by the National Centre of Competence in Research Quantum Science and Technology (NCCR QSIT), a research instrument of the Swiss National Science Foundation (SNSF), by the Swiss Federal Department of Economic Affairs, Education and Research through the Commission for Technology and Innovation (CTI), by the Office of the Director of National Intelligence (ODNI), Intelligence Advanced Research Projects Activity (IARPA), via the U.S. Army Research Office grant W911NF-16-1-0071 and by ETH Zurich. The views and conclusions contained herein

are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of the ODNI, IARPA, or the U.S. Government. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright annotation thereon.

Appendix A: Experimental setup

The device under test (DUT, green box in Fig. 5) is a superconducting circuit with one superconducting transmon qubit. The DUT is thermalized to the 20 mK stage of a dilution refrigerator (purple box in Fig. 5).

Single-qubit quantum gates are realized by driving transitions between the ground and first excited state of the transmon by applying microwave pulses through a dedicated microwave line (port A in Fig. 5). The microwave line is thermalized by attenuators at three cryostat stages (4 K plate, $100\,\mathrm{mK}$ plate, base plate in Fig. 5). The attenuators reduce the signal and noise coming from the room-temperature electronics and add Johnson-Nyquist noise at their respective temperature T, thereby reducing the effective temperature of the microwave radiation in the cable. The qubit pulses for static control (grey box in Fig. 5) are generated by AWG 1 and up–converted to microwave frequencies using an I/Q mixer driven by a local oscillator (LO) signal from microwave generator MWG 1.

Readout of the qubit is realized by a pulsed measurement of the transmission of microwaves through a coplanar waveguide resonator (CPWR). The readout pulse is applied to the CPWR through the resonator drive line (port B in Fig. 5). The readout pulses are also generated by AWG 1. An I/Q mixer with an LO signal from MWG 2 allows for shaping the readout pulses which can be useful to achieve faster ring-up and ring-down of the intra-cavity field [66, 67]. In order to adjust the power range for the resonator drive a variable attenuator is used at the RF output of the mixer.

The transmitted signal is directed through an isolator, circulator, and directional coupler to a Josephson parametric amplifier (JPA) [51] based on a $\lambda/4$ resonator shunted with an array of SQUID loops [52, 53, 56]. The isolators and circulators protect the DUT from pump leakage and thermal noise. The pump tone needed to achieve a gain of approximately 20 dB in the JPA is derived via splitters from the same microwave generator MWG 2 as is used for the readout pulses which reduces drifts of relative phase between the two signals. Low phase noise is essential if the JPA is operated in a phase-sensitive mode [88, 111]. The pump signal (port E in Fig. 5) is combined with the signal from the resonator through a directional coupler.

Both the signal and pump tone are reflected from the JPA. To avoid saturation of the subsequent amplifiers, we destructively interfere the reflected pump tone with

a cancellation tone applied to the directional coupler (port D in Fig. 5). The phase and amplitude of the cancellation tone are adjusted using a variable phase shifter and attenuator.

After amplification by the JPA, the signal is passed via isolators which attenuate reversely propagating radiation towards a high-electron-mobility transistor (HEMT) amplifier to further amplify the signal with a gain of 40 dB before it exits the dilution refrigerator (port C in Fig. 5).

In the detection electronics (yellow box in Fig. 5) at room temperature, the signal is amplified further using low-noise microwave amplifiers. In order to reduce noise below the frequencies of interest, the signal is high-pass filtered with a cut-off frequency of about 4 GHz. The carrier frequency of typically 7 GHz is converted down to an intermediate frequency (IF) using an analog I/Q mixer and a separate microwave generator, MWG 3, for the LO signal. The IF signal at the I output of the mixer is further amplified using an IF amplifier and low-pass filters are used to suppress noise outside the detection bandwidth of the ADC (50 MHz). Attenuators between the amplifiers and the mixer are used to suppress standing waves due to impedance mismatches and in order to prevent saturation of the mixer, amplifiers and ADC.

After amplification and analog down–conversion, the signal is digitized by the ADC and forwarded to the FPGA on the Nallatech BenADDA-V4TM card. The digital signal processing (DSP) circuit which we implemented on the FPGA generates a feedback trigger conditioned on the digitized and processed signal (see Sec. III).

The feedback trigger is forwarded to AWG 2 which is part of the actuator electronics (red box in Fig. 5). When receiving the feedback trigger, AWG 2 generates a pulse which is up–converted to the qubit frequency, typically at 5–6 GHz, using an I/Q mixer and LO from microwave generator MWG 4. Bias–tees allow to compensate unwanted DC offsets of the I/Q inputs of the mixer in order to suppress LO leakage. The up–converted microwave pulses are forwarded to the qubit (port A in Fig. 5).

All AWGs, MWGs, as well as ADC and DSP clocks are synchronized to a 10 MHz sine wave from an SRS FS725 rubidium frequency standard.

Appendix B: Latency of analog to digital conversion and digital input

The ADC latency and digital input–output latencies of the FPGA are inferred from the timing relative to the input trigger and feedback trigger. When the variable delay in the state discrimination module (see App. C 4) is set to d=1 clock cycle, we measure the delay from the trigger input to the feedback trigger with an oscilloscope to be $\tau_{\rm tr-fb}=110\,{\rm ns}\pm3\,{\rm ns}$. Since the input trigger is synchronized with the digitized signal from the ADC in the DSP circuit, we infer that the ADC delay and digital input–output delay is $\tau_{\rm ADC,DIO}=\tau_{\rm tr-fb}-\tau_{\rm proc}=80\,{\rm ns}\pm3\,{\rm ns}$.




FIG. 5. Schematic of the experimental setup used for quantum feedback. Cyan arrows point into the direction of the signal flow in the feedback loop. The device under test (DUT) is a superconducting circuit comprised of a qubit coupled to a coplanar waveguide resonator (CPWR). The color scheme of the blocks DUT (green), static control (grey), detector (yellow), Nallatech BenADDA-V4 card (blue) and actuator (red) corresponds with Fig. 1 in the main text. In addition, the three different shades of purple in the dilution refrigerator (purple box) indicate the temperature stages (4 K plate, 100 mK plate and base plate) to which the corresponding components are thermalized. The signal ports at the dilution refrigerator are labeled with letters in circles (A-E).

The delay $\tau_{\rm ADC,DIO}$ has several contributions which we did not determine individually. The pipelined architecture of the AD6645 ADC introduces a delay of four clock cycles (40 ns) and a latency of one additional clock cycle (10 ns) to transfer the digitized signal from the ADC to the FPGA where it is registered in a synchronous D-flip-flop. Further delays are expected to contribute to $\tau_{\rm ADC,DIO}$ due to the routing of the digital signal on the BenADDA-V4 board as well as pad-to-flip-flop and flip-flop-to-pad delays on the FPGA (see App. D 1).

Appendix C: Implementation details of digital signal processing blocks

Here we specify implementation details of the blocks of the DSP circuit presented in Sec. III which are relevant for the processing latency.

1. Digital mixer

The cosine and sine signals, $\cos(\omega_{\text{IF}}t_n)$ and $-\sin(\omega_{\text{IF}}t_n)$, for digital mixing are typically gener-

ated either using a lookup table with precomputed values or by an iterative algorithm and then multiplied with two copies of the signal as shown in Fig. 6(a). While these methods work for arbitrary frequencies $\omega_{\rm IF}$, a simplified method exists for the special case when $\omega_{\rm IF}$ equals a quarter of the sampling rate, i.e. $\omega_{\rm IF}/(2\pi) = f_{\rm s}/4$ [71, 72].

In the $f_s/4$ case, the periodic sequences for the cosine and negative sine are simply (1,0,-1,0) and (0,-1,0,1)respectively [71]. Since multiplication with 0, 1 and -1is trivial, we replace the multipliers by counter-driven multiplexers (MUX) that periodically switch between four inputs as shown in Fig. 6(b). The 2-bit repeating counter (CNT) iterates through a sequence of four values (0,1,2,3), jumping to the next value in every clock cycle and restarting from 0 after it has reached 3. The output of the counter is forwarded to the selection (sel) input of the multiplexers (MUX). The selection input of the multiplexers determine which of the four inputs (in0, in1, in2, in3) of the multiplexers are forwarded to their output. The four inputs of the multiplexer for the real part ($Re[S_m]$), correspond to multiplying the signal with (1,0,-1,0) while the inputs of the multiplexer for the imaginary part $(Im[S_m])$ correspond to multiplication with (0, -1, 0, 1).

2. Moving average

In the following, we discuss how to implement the moving average (circuit shown in Fig. 6(c)), which is the simplest type of FIR filter, with a processing latency of less than one clock cycle (10 ns). The moving average is applied in parallel to the real and imaginary parts of the output $S_{\rm m}$ of the mixer, i.e. two copies of the circuit shown in Fig. 6(c) are implemented with outputs I and Q respectively.

The first step in the circuit for computing the moving average, as shown in Fig. 6(c), is to fan out the input signal into two branches. One branch b is delayed by a variable delay (z^{-l}) of l clock cycles while no operation is performed on the other branch a, i.e. $b_m = a_{m-l}$. A subtractor then computes the difference a-b between the values of the two branches which is forwarded to an accumulator [+= in Fig. 6(c)]. In every clock cycle, the accumulator adds the value at its input to the sum stored internally and forwards the updated sum to the output. Therefore the output $S_{\text{accu,n}}$ at clock cycle n of the accumulator is the sum of all input samples up to clock cycle

n-1, i.e.

$$S_{\text{accu,n}} \equiv \sum_{m=0}^{n-1} (a_m - b_m) = \sum_{m=0}^{n-1} (a_m - a_{m-l})$$

$$= \sum_{m=n-l}^{n-1} a_m + \sum_{m=0}^{n-l-1} (a_m - a_m) - \sum_{m=-l}^{-1} a_m$$

$$= \sum_{m=n-l}^{n-1} a_m,$$
(C1)

where the last equality holds assuming that all input samples with negative index are equal to zero, i.e $a_m=0$ for m<0. To make sure that this assumption holds true, we initialize the registers of the variable delay and the accumulator to zero. As depicted in Fig. 6(c), an additional adder (+) adds the most recent value of the difference a_n-b_n at the input of the accumulator to its output and a constant factor of 1/l normalizes the moving average. Thus, the final signal at the output of the moving average module $(S_{\rm MA})$ is

$$S_{\text{MA,n}} \equiv \frac{1}{l} \left(S_{\text{accu,n}} + a_n - b_n \right)$$

$$= \frac{1}{l} \left(\sum_{m=n-l}^{n-1} a_m + a_n - a_{n-l} \right)$$

$$= \frac{1}{l} \sum_{m=n-l+1}^{n} a_m.$$
 (C2)

As opposed to the sums in Eq. (C1), which stop at index n-1, the final sum in Eq. (C2) includes the most recent sample with index n, which shows that the additional adder reduces the effective processing latency to less than one clock cycle.

3. Preprocessing module

Offset subtraction (-c) in Fig. 6(d)) is implemented with lookup tables (LUTs). The parameter c is configurable via the interface with the host computer (indicated by dashed arrows). The multiplication $(\times m)$ in Fig. 6(d)) is implemented without the use of actual multipliers but rather uses bit shift operations, which are effective multiplications with powers of two. Avoiding the allocation of multipliers reduces hardware resource consumption and leads to reduced processing latencies. The multiplication is made configurable using multiplexers to choose between different bit shift operations. The bit shift operation is chosen via the host computer interface.

4. State discrimination module

The state discrimination module determines the qubit state and provides feedback triggers based on the sign




FIG. 6. Details of the blocks of the DSP circuit relevant for feedback generation. (a) Digital I/Q mixer implemented with multipliers (circles with crosses). (b) Quarter sampling rate $f_s/4$ digital I/Q mixer implemented with multiplexers (MUX) that forward one of their inputs to their output based on the selection (sel). The sel signal is driven by a repeating two-bit counter (CNT,++). (c) moving average using an accumulator (+=) (d) Circuit for offset subtraction and scaling. (e) Schematic of the logic circuit of the state discrimination module based on lookup tables (LUT). (f) Representation of the plane spanned by the offset-subtracted in-phase (\tilde{I}) and quadrature (\tilde{Q}) signal components. The four quadrants are labeled by the corresponding values of the sign bits x and y. (g) Representation of one LUT based on the inputs x and y (first two columns). The third column contains the symbolic value L_{xy} stored in the LUT for every combination of input bits x and y. (h) Specific example of how to fill in the LUT.

bits x and y of the preprocessed signals \tilde{I} and \tilde{Q} as shown in Fig. 6(e). The sign bits of \tilde{I} and \tilde{Q} are 0 if the respective signal is positive and 1 if it is negative, as depicted in Fig. 6(f). Due to the prior offset subtraction, determining the sign bits of \tilde{I} and \tilde{Q} is equivalent to comparing the I and Q signals each to an arbitrary threshold value. Two lookup tables (LUT) define the binary feedback with two independent bits $L_{xy}^{(1)}$ and $L_{xy}^{(2)}$ which are selected based on the two sign bits x and y as depicted in Fig. 6(g). The entries of the LUT can be set via the host computer interface [dashed arrows in Fig. 6(e)]. In the example shown in Fig. 6(h), the value of the feedback bit is 1 if and only if x=0 corresponding to a non-negative value of the I component of the signal.

The input trigger signal is used as a reference for the timing of the feedback triggers relative to the onset of the readout pulse. As shown in Fig. 6(e), the trigger first enters a rising edge detection block. The output of the rising edge detection block is 1 if and only if the input binary value of the trigger was 0 in the previous clock cycle and 1 in the present clock cycle. The output of the rising edge detection is delayed with a variable delay z^{-d} where d is the number of clock cycles (each being $10\,\mathrm{ns}$) corresponding to the readout time τ_{RO} , i.e. $d \times 10 \,\mathrm{ns} = \tau_{RO}$. The parameter d can be set via the host computer interface. The output of the variable delay, to which we refer as the fbTime marker, marks the specific time at which the feedback pulse is provided. To assert that the feedback triggers are issued at the correct time, the feedback triggers fb and fb2 are based on the AND operation of

the output of the LUT and the fbTime marker.

5. Histogram module

The histogram module is important to assess the feedback performance and to calibrate the experimental setup. Here we explain how our multi-dimensional histogram module is implemented. The histogram module has different operational modes. We first introduce the circuit for recording two-dimensional histograms as shown in Fig. 7(a). The input signals \tilde{I} and \tilde{Q} are rounded to 7-bit fixed point numbers which means that the full range of $\pm 1V$ is subdivided into $2^7 = 128$ bins. The 7-bit fixed-point representations of \tilde{I} and \tilde{Q} are concatenated into a 14-bit address of the histogram bin which stores the number of occurrences of the combination of values (\tilde{I}, \tilde{Q}) . The "increase count" block manages the communication with the ZBT RAM in order to increase the stored count whenever the enable flag (en) is active. For feedback experiments, the enable flag is derived from the fbTime marker such that the histogram is updated when the feedback decision is made (see Sec. III).

In the correlation mode of our histogram module, a buffer [Fig. 7(b)] stores the value of \tilde{I} at every reception of the fbTime marker. The buffered signal \tilde{I}_1 is combined with the most recent signal \tilde{I}_2 to record the probability to observe a specific combination \tilde{I}_1 and \tilde{I}_2 in two consecutive readouts (see Sec. IV). In addition a segment




FIG. 7. (a) Example circuit for recording two-dimensional histograms with dimensions being the preprocessed 7-bit signals \tilde{I} and \tilde{Q} . See text for details. (b) Correlation-mode with buffer and segment counter (seg cnt). For simplicity, the rounding steps are not shown here. (c) Time-resolved mode with a time counter (time cnt). For simplicity, the rounding steps are not shown here. (d) Illustration of exemplary time-resolved histograms of the \tilde{I} and \tilde{Q} values at four consecutive times t when the qubit state is $|g\rangle$ (blue) or $|e\rangle$ (red).

counter [seg cnt in Fig. 7(b)] allows to distinguish alternating experimental scenarios, such as when the feedback is enabled or disabled alternately in consecutive runs of the experiment. In the correlation mode, the value of \tilde{Q} is in principle not needed but is an additional useful piece of information. In order to make use of the total amount of 2^{25} bits (4 MB) available space in the ZBT RAM, we reduce the Q dimension to 5 bits and concatenate the values (\tilde{I}_2 , \tilde{Q} , \tilde{I}_1 , seg) into a 21-bit address with a word size of 16 bits to store the counts as presented in Fig. 7(b).

In the time-resolved mode, a time counter [time cnt in Fig. 7(c)] is used to add time as an additional dimension of the histogram. The time counter starts upon the reception of the fbTime marker and the enable flag is held active for up to 16 clock cycles. As for the correlation mode there is a segment counter [seg cnt in Fig. 7(c)] which allows to discern different consecutive scenarios such as when the qubit is prepared in the $|g\rangle$ or $|e\rangle$ state alternately. This makes the time-resolved mode useful for calibration tasks such as finding the optimal qubit readout time by observing the separation of the distributions

of I and Q values for the states $|g\rangle$ [blue histogram in Fig. 7(d)] and $|e\rangle$ [red histogram in Fig. 7(d)] over time.

Appendix D: FPGA timing and resource analysis

1. FPGA timing analysis

Using the Xilinx ISE[®] tool suite [112], we extracted information about the timing of the signal processing for our present implementation of the DSP circuit in the Virtex–4 (xc4vsx35-10ff668) and for future implementations on the Virtex–6 (xc6vlx240t-1ff1156) and Virtex–7 (xc7vx485t-2ffg1761c) FPGA. In App. D 2, we present the corresponding FPGA resource allocations.

We define the pad–to–pad delay $\tau_{\rm p-p}$ as the delay the digitized signal encounters in the path from the signal input pads of the FPGA to the feedback trigger output pad. For the full implementation on the Virtex–4 FPGA ("V–4 full" in Tab. II), the predicted pad–to–pad delay amounts to

$$\tau_{\rm p-p} \equiv \tau_{\rm p-f} + \tau_{\rm proc} + \tau_{\rm f-p}$$

$$= 1.5 \,\text{ns} + 30 \,\text{ns} + 3.8 \,\text{ns} = 35.3 \,\text{ns}, \tag{D1}$$

where $\tau_{\rm proc}=30\,{\rm ns}$ is the processing latency of three pipeline stages (see blue dashed lines in Fig. 2). Moreover, the pad–to–flip–flop delay $\tau_{\rm p-f}=1.5\,{\rm ns}$ is the maximum delay from the ADC input pads to the D–flip–flops of the first pipelined register. Furthermore, the flip–flop–to–pad delay $\tau_{\rm f-p}=3.8\,{\rm ns}$ is the maximum delay from the flip–flops of the last pipelined register to the output pad of the feedback trigger. The pad–to–flip–flop $\tau_{\rm p-f}$ and flip–flop–to–pad $\tau_{\rm f-p}$ delays are expected to contribute to the digital input and output delay $\tau_{\rm ADC,DIO}$ (see Sec. II D).

A clock period analysis shows that the minimum clock period due to the timing of the signals between two pipelined registers amounts to $T_{\rm min}=6.7\,\rm ns$ which corresponds to a maximum clock frequency of $f_{\rm max}=149\,\rm MHz$. Increasing the clock frequency in a pipelined architecture is however only beneficial when the sampling rate of the ADC is also increased. Instead, removing pipeline stages in the signal path can lead to a further decrease in processing time as long as the minimal clock period is larger than the sampling period, i.e. $T_{\rm min} \geq 1/f_{\rm s}$.

As a first step towards a future optimization of the processing and pad–to–pad delay, we separately simulated the implementation of what we consider the core feedback functionality of the DSP circuit which only includes the $f_{\rm s}/4$ mixer, the moving average, the offset subtraction and scaling modules and the state discrimination module. For the implementation of the core DSP circuit we keep only two pipelined registers, one at the ADC input and one at the feedback outputs fb and fb2. Therefore the processing latency amounts to one clock cycle. In order to optimize the pad-to-pad delay, we optimized first the register-to-register delay, which determines the maximal clock frequency. Afterwards, we

optimize the pad-to-register and register-to-pad delays. Assuming that the sampling rate is equal to the maximal clock frequency, we obtain a pad-to-pad delay of $4\,\mathrm{ns} + 9.7\,\mathrm{ns} + 7\,\mathrm{ns} = 20.7\,\mathrm{ns}$ [c.f. Eq. (D1)] for the Virtex-4 implementation, $3\,\mathrm{ns} + 6.2\,\mathrm{ns} + 5.5\,\mathrm{ns} = 14.7\,\mathrm{ns}$ [c.f. Eq. (D1)] for the Virtex-6 implementation ("V-6 core" in Tab. II), and $4\,\mathrm{ns} + 5.3\,\mathrm{ns} + 5\,\mathrm{ns} = 14.3\,\mathrm{ns}$ for the Virtex-7 implementation ("V-7 core" in Tab. II). These results show that a further reduction of the latency introduced by the DSP from 35.3 ns to 14.3 ns is possible by an optimized implementation of the core functionalities and using a recent FPGA. We therefore consider the integration of a recent FPGA into our experimental setup as possible future work.

2. FPGA resource analysis

Here we report the FPGA resource allocation for the full design implemented on the Virtex–4 FPGA and compare it to the resources needed to implement the core functionality consisting of the $f_{\rm s}/4$ mixer (App. C1), the moving average (App. C2), the preprocessing module (App. C3) and the state discrimination module (App. C4). The analysis of the resource allocation is done for the implementation of the core design on the Virtex–4, Virtex–6 and Virtex–7 FPGAs corresponding to the timing analysis performed in App. D1.

The resource usage is summarized in Tab. III. The full design (V–4 full) uses $n_{\rm DFF}=15'312$ D–flip–flops corresponding to 49% of the total number of D–flip–flops and $n_{\rm LUT}=18'361$ four-input lookup tables (LUT) which is 59% of the available LUTs on the Virtex–4 FPGA. The majority of resources in the full design is consumed by the flexibility in the signal processing, such as the phase-adjustable mixer and the FIR filter with arbitrary coefficients and the possibility to record histograms. In addition, the full design includes hardware modules for interfacing with PC and ZBT memory. To implement the added flexibility in the signal processing, the full design requires $n_{\rm DSP}=184$ dedicated DSP slice resources, which contain multipliers and adders.

The core design (V-4 core, V-6 core and V-7 core in Tab. III) implements only a subset of the functionality

TABLE II. Summary of the simulated FPGA timings: the pad-to-pad delay $\tau_{\rm p-p}$ from the data input to the feedback trigger output, the processing time $\tau_{\rm proc}$, the chosen clock period $\tau_{\rm clk}$, the minimum clock period $\tau_{\rm clk,min}$ and the maximum clock frequency $f_{\rm max}$. See main text for details.

	$ au_{\mathrm{p-p}} \ [\mathrm{ns}]$	$ au_{ m proc} \ [m ns]$	$ au_{ m clk} \ [m ns]$	$ au_{ m clk,min} \ [m ns]$	$f_{\rm max}$ [MHz]
V-4 full	35.3	30	10	6.7	149
V-4 core	20.7	10	9.7	9.7	103
$V\!\!-\!\!6$ core	14.7	6.2	6.2	6.2	161
V-7 core	14.3	5.3	5.3	5.3	188

TABLE III. FPGA resource summary specifying the allocated number of D–flip–flops $n_{\rm DFF}$, number of LUTs $n_{\rm LUT}$ and number of dedicated DSP slice resources $n_{\rm DSP}$. Percentages are relative (rel.) to the total amount of resources on the corresponding FPGA. See main text for details.

	$n_{ m DFF}$	(rel.)	$n_{ m LUT}$	(rel.)	$n_{\rm DSP}$ (rel.))
V-4 full	15'312	(49%)	18'361	(59%)	184 (95%))
V-4 core	361	(1%)	535	(2%)	0	
V-6 core	372	(< 1%)	369	(< 1%)	0	
$V-7~\mathrm{core}$	371	(< 1%)	509	(< 1%)	0	

to maintain the minimal requirements for the DSP operations. Therefore, the number of D-flip-flops n_{DFF} and LUTs n_{LUT} is reduced by almost two orders of magnitude compared to the full implementation. In addition, the implementation of the core functionality does not require dedicated DSP slices of the FPGA ($n_{\rm DSP}$ in Tab. III) since no multipliers are used in the blocks of the core design. The numbers n_{DFF} and n_{LUT} vary depending on whether the core design is implemented for the Virtex-4 (V-4 core), Virtex-6 (V-6 core) or Virtex-7 (V-7 core) FPGA, as displayed in Tab. III. We ascribe the variations of resource usage among the implementations of the core design to differences in the slice and LUT structure between the respective FPGA models. Different slice and LUT structures result in differences of the resource optimization in the mapping process using the Xilinx ISE software.

Appendix E: Experimental parameters

The superconducting transmon qubit [44] has a resonance frequency $\omega_{\rm q}/(2\pi) = 6.148\,{\rm GHz}$ corresponding to the transition between the ground and first excited state and an anharmonicity of $\alpha = -401 \,\mathrm{MHz}$. The qubit is capacitively coupled to a $\lambda/2$ coplanar waveguide resonator with a coupling strength $g/(2\pi) \approx 65 \,\mathrm{MHz}$. We measure a fundamental mode resonance frequency of $\omega_{\rm r}/(2\pi) = 7.133\,{\rm GHz}$ defined as the center of the dispersively shifted resonance frequencies for the qubit states $|g\rangle$ and $|e\rangle$. We measure a linewidth of $\kappa/(2\pi) = 6.3 \,\mathrm{MHz}$ of the resonator. The qubit shows an exponential energy relaxation with time constant $T_1 \approx 1.4 \,\mu\text{s}$. We choose an experiment repetition period of 10 μ s, which for the given T_1 , is sufficient to obtain a residual out-of-equilibrium excited state population of 0.1%. The measured thermal equilibrium excited state probability is $P_{\text{therm}} \approx 7\%$ (see App. F).

The envelope of the microwave pulses for qubit rotations is Gaussian with $\sigma=7\,\mathrm{ns}$, truncated symmetrically at $\pm 2\sigma$ as seen in the pulse scheme Fig. 4(b) and uses the DRAG technique [75, 113] to avoid errors due to the presence of states outside the qubit subspace.

From pulsed spectroscopy we observe a dispersive shift

of the resonator frequency $\omega_r^{|g\rangle(|e\rangle)}$ for the qubit in the ground $|g\rangle$ or excited state $|e\rangle$ of

$$2\chi \equiv \omega_{\rm r}^{|e\rangle} - \omega_{\rm r}^{|g\rangle} = -2.2 \,\text{MHz} \times 2\pi. \tag{E1}$$

We choose the frequency of the resonator drive pulses for dispersive readout at the center between the two shifted resonator frequencies, i.e $\omega_{\rm r} \equiv (\omega_{\rm r}^{|e\rangle} + \omega_{\rm r}^{|g\rangle})/2$. The amplitude of the readout pulse is chosen such that the expected steady-state mean photon number is $\langle n \rangle_{\rm readout} \approx 10$, which we calibrated by measuring the ac Stark shift [114] of the qubit frequency when a continuous coherent drive is applied to the resonator.

Appendix F: Reduction of thermal excited state population

A possible application of active feedback initialization is to temporarily reduce the excited state population when the qubit is initially in thermal equilibrium with its environment [19, 90, 92]. In order to test the performance of our feedback loop for reducing the thermal excited state population, we omit the $\pi/2$ pulse in the beginning of the protocol presented in Sec. IV, such that the expected input state is a mixed state described by the density matrix

$$\rho_{\text{therm}} \equiv (1 - P_{\text{therm}})|g\rangle\langle g| + P_{\text{therm}}|e\rangle\langle e|, \qquad (F1)$$

where P_{therm} is the excited state population when the system is in thermal equilibrium with its environment.

As discussed in Sec. IV, the qubit state is measured by two successive readout pulses M1 and M2. When the feedback actuator is disabled, the measured histogram of the in-phase component I_1 of the signal during M1 (blue dots in Fig. 8(a)) is almost identical to the histogram of the in-phase component I_2 of the signal during M2 [orange dots in Fig. 8(a)). From counting the values on the right side of the threshold [dashed line in Fig. 8(a), we obtain corresponding thermal excited state probabilities of $\mathbb{P}[E_1]_{\text{fb off}} = 8.21(2)\%$ for the first measurement M1 and $\mathbb{P}[E_2]_{\text{fb off}} = 8.18(2)\%$ for the second measurement M2. This indicates that, without conditioning on the measurement outcome, the measurement leaves the thermal steady state ρ_{therm} unperturbed. Note that the overlap readout error (see App. G) biases the measured probabilities towards 50%. Taking this bias into account, we infer a thermal excited state population of $P_{\text{therm}} \approx 7\%$ from the measured probabilities $\mathbb{P}[E_1]$ and $\mathbb{P}[E_2]$. The inferred thermal excited state population P_{therm} corresponds to a temperature of a bosonic environment of $T_{\rm env} \approx 114\,{\rm mK}$. The effective temperature $T_{\rm env}$ is close to the measured base temperature of the dilution refrigerator which for the presented experiment was 90 mK instead of the typical temperature of 20 mK due to problems with the cryogenic setup.

When feedback is enabled, the excited state probability in the second measurement amounts to




FIG. 8. Same type of histograms as presented in Fig. 4 for the scenario when the initial $\pi/2$ pulse is omitted. (a) Histograms of the in-phase signal in the first measurement I_1 (blue dots) and second measurement I_2 (orange dots) when feedback is disabled. The dashed line marks the feedback threshold. Percentages are the summed counts of occurrences above the threshold relative to the total count $C_{\text{tot}} = 2'097'152$ for the signal in M1 and M2 respectively. (b) The same type of histograms as in (a) but with feedback enabled. (c) Twodimensional histogram with 128×128 bins as a function of the in-phase signal in the first measurement I_1 versus the in-phase signal in the second measurement I_2 with feedback disabled. Red lines are contour lines marking specific counts of $\{0.05, 1, 2, 4\} \times 10^3$. In each region $(\mathcal{R}_{GG}, \mathcal{R}_{GE}, \mathcal{R}_{EG}, \mathcal{R}_{EE})$ separated by the threshold (dashed lines) the percentage of counts relative to the total count is indicated. (d) The same type of two-dimensional histogram as in (c) but with feedback enabled.

 $\mathbb{P}[E_2]_{\mathrm{fb\ on}} = 5.43(2)\%$, as obtained from the histogram of I_2 [orange dots in Fig. 8(b)], is reduced compared to the excited state probability in the first measurement $\mathbb{P}[E_1]_{\mathrm{fb\ on}} = 8.29(2)\%$ obtained from the histogram of I_1 [blue dots in Fig. 8(b)], showing that a reduction of the thermal excited state population is possible with our feedback loop. The measured probability $\mathbb{P}[E_2]_{\mathrm{fb\ on}}$ is in reasonably good agreement with the simulated value of $\mathbb{P}[E_2]_{\mathrm{fb\ on},\ \mathrm{sim}} = 5.24\%$ obtained from a master equation simulation using the same model and parameters as discussed in Sec. IV.

We recorded two-dimensional histograms of the values I_1 and I_2 for the case when feedback is disabled and enabled as shown in Fig. 8(c) and

TABLE IV. Experimental (exp.) and simulated (sim.) probabilities $\mathbb{P}[\mathcal{R}_{xy}]$ of the events to observe the qubit in state x in the first measurement and in state y in the second measurement when the feedback is either disabled or enabled. The simulated values are obtained from a master equation simulation. See text for details.

	feedback off		feedba	feedback on	
	exp.	sim.	exp.	sim.	
$\mathbb{P}[\mathcal{R}_{\mathrm{GG}}]$	89.16(2)%	88.01%	89.07(2)%	88.01%	
$\mathbb{P}[\mathcal{R}_{ ext{GE}}]$	2.63(1)%	3.79%	2.64(1)%	3.79%	
$\mathbb{P}[\mathcal{R}_{\mathrm{EG}}]$	2.66(1)%	1.98%	5.50(2)%	6.75%	
$\mathbb{P}[\mathcal{R}_{ ext{EE}}]$	5.55(2)%	6.22%	2.79(1)%	1.45%	

Fig. 8(d) respectively. The measured relative counts in the four regions $(\mathcal{R}_{GG}, \mathcal{R}_{GE}, \mathcal{R}_{EG}, \mathcal{R}_{EE})$ of the two-dimensional histograms show the swapping of the probabilities $\mathbb{P}[\mathcal{R}_{EG}]$ and $\mathbb{P}[\mathcal{R}_{EE}]$ and the invariance of the probabilities $\mathbb{P}[\mathcal{R}_{GG}]$ and $\mathbb{P}[\mathcal{R}_{GE}]$ under the feedback action as discussed in Sec. IV. The histogram of the signal in the region \mathcal{R}_{EG} for the "feedback off" case [Fig. 8(c)] matches well with the histogram in region \mathcal{R}_{EE} for the "feedback on" case [Fig. 8(d)]. In particular, the corresponding probabilities $\mathbb{P}[\mathcal{R}_{EG}]_{fb \text{ off}} = 2.66(1)\%$ and $\mathbb{P}[\mathcal{R}_{EE}]_{fb \text{ on}} = 2.79(2)\%$ match reasonably well, which shows that the feedback pulse is applied when the state $|e\rangle$ is detected in the first measurement. The experimentally observed probabilities are in reasonably good agreement with the simulation results $\mathbb{P}[\mathcal{R}_{EG}]_{fb~off,~sim} = 1.98\%$ and $\mathbb{P}[\mathcal{R}_{EE}]_{fb \text{ on, sim}} = 1.45\%$ (Tab. IV) considering the sources of systematic errors as discussed in Sec. IV. We observe that the histogram in the region \mathcal{R}_{EE} in Fig. 8(d) is double-peaked, which is a consequence of the readout error since the tail of the distribution associated with the $|g\rangle$ state extends into the region \mathcal{R}_{EG} .

Furthermore, the histograms in the region $\mathcal{R}_{\rm GE}$ match for both the "feedback off" [Fig. 8(c)] and the "feedback on" case [Fig. 8(d)]. The probabilities of $\mathbb{P}[\mathcal{R}_{\rm GE}]_{\rm fb~off} = 2.63(1)\%$ and $\mathbb{P}[\mathcal{R}_{\rm GE}]_{\rm fb~on} = 2.64(1)\%$ agree within the statistical error bars, which shows that

the feedback pulse is not applied when the state $|g\rangle$ is detected in the first measurement.

The data presented here serves as a further experimental benchmark of our implementation of the feedback scheme and illustrates the use of two-dimensional histograms to get insight into processes that lead to the observed excited state probabilities.

Appendix G: Readout fidelity

The readout is calibrated in a separate calibration step where either no pulse or a π pulse is applied to the qubit prior to the measurement. A threshold check, as described in Sec. II A, leads either to the result G corresponding the qubit state $|g\rangle$ or E corresponding to $|e\rangle$. The single-shot readout fidelity is defined as

$$F_{\rm r} = 1 - \mathbb{P}[E|$$
 "no pulse"] $- \mathbb{P}[G|$ " π pulse"], (G1)

where $\mathbb{P}[E|$ "no pulse"] represents the conditional probability of obtaining the result E when no pulse has been applied whereas $\mathbb{P}[G|$ " π pulse"] represents the conditional probability of obtaining the result G when a π pulse has been issued. For a fixed moving average window length of l=4 digital samples (40 ns), the single-shot fidelity reaches a maximal value of $F_{\rm r}=77\%$ at time $\tau_{\rm RO}\approx 105\,{\rm ns}$ relative to the onset of the readout pulse. We expect the contributions to the readout infidelity to be

$$1 - F_{\rm r} \approx 2P_{\rm therm} + P_{\rm decay} + P_{\rm overlap},$$
 (G2)

where $P_{\rm therm} \approx 7\%$ is the initial excited state population in thermal equilibrium (see App. F), $P_{\rm decay} \approx 1 - \exp(-\tau_{\rm RO}/T1) \approx 6\%$ is the error due to the decay of the $|e\rangle$ state and $P_{\rm overlap} \approx 3\%$ is the probability of misidentification of the qubit state due to overlap of the probability density functions for the signals corresponding to the $|g\rangle$ and $|e\rangle$ state. We extracted the contributions to the readout infidelity from fits to recorded histograms using methods similar to the ones described in Ref. [46].

^[1] Rainer Blatt and David Wineland, "Entangled states of trapped atomic ions," Nature **453**, 1008–1015 (2008).

^[2] S. M. Girvin, M. H. Devoret, and R. J. Schoelkopf, "Circuit QED and engineering charge-based superconducting qubits," Phys. Scr. T137, 014012 (2009).

^[3] D Kielpinski, C Monroe, and DJ Wineland, "Architecture for a large-scale ion-trap quantum computer," Nature 417, 709-711 (2002).

^[4] M. Devoret and R J Schoelkopf, "Superconducting circuits for quantum information: An outlook," Science 339, 1169–1174 (2013).

^[5] J. Kelly, R. Barends, A. G. Fowler, A. Megrant, E. Jeffrey, T. C. White, D. Sank, J. Y. Mutus, B. Campbell,

Y. Chen, Z. Chen, B. Chiaro, A. Dunsworth, I.-C. Hoi, C. Neill, P. J. J. O'Malley, C. Quintana, P. Roushan, A. Vainsencher, J. Wenner, A. N. Cleland, and J. M. Martinis, "State preservation by repetitive error detection in a superconducting quantum circuit," Nature **519**, 66 (2015).

^[6] Bjoern Lekitsch, Sebastian Weidt, Austin G. Fowler, Klaus Mølmer, Simon J. Devitt, Christof Wunderlich, and Winfried K. Hensinger, "Blueprint for a microwave trapped ion quantum computer," Science Advances 3, e1601540 (2017).

^[7] Michael A. Nielsen and Isaac L. Chuang, Quantum Computation and Quantum Information (Cambridge

- University Press, 2000).
- [8] John Preskill, "Quantum computing and the entanglement frontier," in 25th Solvay Conference on Physics, October 19-22, 2011, Brussels, Belgium. (2012).
- [9] Troels F. Ronnow, Zhihui Wang, Joshua Job, Sergio Boixo, Sergei V. Isakov, David Wecker, John M. Martinis, Daniel A. Lidar, and Matthias Troyer, "Defining and detecting quantum speedup," Science 345, 420–424 (2014).
- [10] Sergio Boixo, Sergei V. Isakov, Vadim N. Smelyanskiy, Ryan Babbush, Nan Ding, Zhang Jiang, Michael J. Bremner, John M. Martinis, and Hartmut Neven, "Characterizing quantum supremacy in near-term devices," arXiv:1608.00263v3 (2017).
- [11] Stephen Jordan, "Quantum algorithm zoo," http://math.nist.gov/quantum/zoo/, accessed: 2017-05-17.
- [12] David J. Reilly, "Engineering the quantum-classical interface of solid-state qubits," npj Quantum Information 1, 15011 (2015).
- [13] H. Wiseman and G. Milburn, Quantum Measurement and Control (Cambridge University Press, 2010).
- [14] Jing Zhang, Yu-Xi Liu, Re-Bing Wu, Kurt Jacobs, and Franco Nori, "Quantum feedback: Theory, experiments, and applications," Physics Reports 679, 1 – 60 (2017).
- [15] W. P. Smith, J. E. Reiner, L. A. Orozco, S. Kuhr, and H. M. Wiseman, "Capture and release of a conditional state of a cavity QED system by quantum feedback," Phys. Rev. Lett. 89, 133601 (2002).
- [16] J. E. Reiner, W. P. Smith, L. A. Orozco, H. M. Wiseman, and Jay Gambetta, "Quantum feedback in a weakly driven cavity QED system," Phys. Rev. A 70, 023819 (2004).
- [17] Clement Sayrin, Igor Dotsenko, Xingxing Zhou, Bruno Peaudecerf, Theo Rybarczyk, Sebastien Gleyzes, Pierre Rouchon, Mazyar Mirrahimi, Hadis Amini, Michel Brune, Jean-Michel Raimond, and Serge Haroche, "Real-time quantum feedback prepares and stabilizes photon number states," Nature 477, 73-77 (2011).
- [18] Michael A. Armen, John K. Au, John K. Stockton, Andrew C. Doherty, and Hideo Mabuchi, "Adaptive homodyne measurement of optical phase," Phys. Rev. Lett. 89, 133602 (2002).
- [19] D. Ristè, C. C. Bultink, K. W. Lehnert, and L. Di-Carlo, "Feedback control of a solid-state qubit using high-fidelity projective measurement," Phys. Rev. Lett. 109, 240502 (2012).
- [20] R. Vijay, C. Macklin, D. H. Slichter, S. J. Weber, K. W. Murch, R. Naik, A. N. Korotkov, and I. Siddiqi, "Stabilizing Rabi oscillations in a superconducting qubit using quantum feedback," Nature 490, 77–80 (2012).
- [21] P. Campagne-Ibarcq, E. Flurin, N. Roch, D. Darson, P. Morfin, M. Mirrahimi, M. H. Devoret, F. Mallet, and B. Huard, "Persistent control of a superconducting qubit by stroboscopic measurement feedback," Phys. Rev. X 3, 021008 (2013).
- [22] D. Ristè, M. Dukalski, C. A. Watson, G. de Lange, M. J. Tiggelman, Y. M. Blanter, K. W. Lehnert, R. N. Schouten, and L. DiCarlo, "Deterministic entanglement of superconducting qubits by parity measurement and feedback," Nature 502, 350–354 (2013).
- [23] Y. Liu, S. Shankar, N. Ofek, M. Hatridge, A. Narla, K. M. Sliwa, L. Frunzio, R. J. Schoelkopf, and M. H. Devoret, "Comparing and combining measurementbased and driven-dissipative entanglement stabiliza-

- tion," Phys. Rev. X 6, 011022 (2016).
- [24] G. de Lange, D. Riste, M. J. Tiggelman, C. Eichler, L. Tornberg, G. Johansson, A. Wallraff, R. N. Schouten, and L. DiCarlo, "Reversing quantum trajectories with analog feedback," Phys. Rev. Lett. 112, 080501– (2014).
- [25] P. Campagne-Ibarcq, S. Jezouin, N. Cottet, P. Six, L. Bretheau, F. Mallet, A. Sarlette, P. Rouchon, and B. Huard, "Using spontaneous emission of a qubit as a resource for feedback control," Phys. Rev. Lett. 117, 060502 (2016).
- [26] Charles H. Bennett, Gilles Brassard, Claude Crépeau, Richard Jozsa, Asher Peres, and William K. Wootters, "Teleporting an unknown quantum state via dual classical and Einstein-Podolsky-Rosen channels," Phys. Rev. Lett. 70, 1895–1899 (1993).
- [27] D. Bouwmeester, J. W. Pan, K. Mattle, M. Eibl, H. We-infurter, and A. Zeilinger, "Experimental quantum teleportation," Nature 390, 575–579 (1997).
- [28] T. B. Pittman, B. C. Jacobs, and J. D. Franson, "Demonstration of feed-forward control for linear optics quantum computation," Phys. Rev. A 66, 052305 (2002).
- [29] S. Giacomini, F. Sciarrino, E. Lombardi, and F. De Martini, "Active teleportation of a quantum bit," Phys. Rev. A 66, 030302 (2002).
- [30] Xiao-Song Ma, Thomas Herbst, Thomas Scheidl, Daqing Wang, Sebastian Kropatschek, William Naylor, Bernhard Wittmann, Alexandra Mech, Johannes Kofler, Elena Anisimova, Vadim Makarov, Thomas Jennewein, Rupert Ursin, and Anton Zeilinger, "Quantum teleportation over 143 kilometres using active feedforward," Nature 489, 269–273 (2012).
- [31] M. A. Nielsen, E. Knill, and R. Laflamme, "Complete quantum teleportation using nuclear magnetic resonance," Nature 396, 52–55 (1998).
- [32] MD Barrett, J Chiaverini, T Schaetz, J Britton, WM Itano, JD Jost, E Knill, C Langer, D Leibfried, R Ozeri, and DJ Wineland, "Deterministic quantum teleportation of atomic qubits," Nature 429, 737–739 (2004).
- [33] M. Riebe, H. Häffner, C. F. Roos, W. Hänsel, J. Benhelm, G. P. T. Lancaster, T. W. Körber, C. Becher, F. Schmidt-Kaler, D. F. V. James, and R. Blatt, "Deterministic quantum teleportation with atoms," Nature 429, 734–737 (2004).
- [34] H. Krauter, D. Salart, C. A. Muschik, J. M. Petersen, Heng Shen, T. Fernholz, and E. S. Polzik, "Deterministic quantum teleportation between distant atomic objects," Nat. Phys. 9, 400–404 (2013).
- [35] L. Steffen, Y. Salathe, M. Oppliger, P. Kurpiers, M. Baur, C. Lang, C. Eichler, G. Puebla-Hellmann, A. Fedorov, and A. Wallraff, "Deterministic quantum teleportation with feed-forward in a solid state system," Nature 500, 319–322 (2013).
- [36] W. Pfaff, B. J. Hensen, H. Bernien, S. B. van Dam, M. S. Blok, T. H. Taminiau, M. J. Tiggelman, R. N. Schouten, M. Markham, D. J. Twitchen, and R. Hanson, "Unconditional quantum teleportation between distant solid-state quantum bits," Science 345, 532–535 (2014).
- [37] Uwe Meyer-Baese, Digital Signal Processing with Field Programmable Gate Arrays, 4th ed. (Springer, Berlin, 2014).

- [38] Alexandre Blais, Ren-Shou Huang, Andreas Wallraff, S. M. Girvin, and R. J. Schoelkopf, "Cavity quantum electrodynamics for superconducting electrical circuits: An architecture for quantum computation," Phys. Rev. A 69, 062320 (2004).
- [39] A. Wallraff, D. I. Schuster, A. Blais, L. Frunzio, J. Majer, M. H. Devoret, S. M. Girvin, and R. J. Schoelkopf, "Approaching unit visibility for control of a superconducting qubit with dispersive readout," Phys. Rev. Lett. 95, 060501–4 (2005).
- [40] J. Gambetta, W. A. Braff, A. Wallraff, S. M. Girvin, and R. J. Schoelkopf, "Protocols for optimal readout of qubits using a continuous quantum nondemolition measurement," Phys. Rev. A 76, 012325–11 (2007).
- [41] T Schilcher, "RF applications in digital signal processing," in CAS CERN Accelerator School: Course on Digital Signal Processing, 31 May 9 Jun 2007, Sigtuna, Sweden, edited by D Brandt (CERN, 2008) pp. 249–283.
- [42] D. Ristè and L. DiCarlo, "Digital feedback in superconducting quantum circuits," arXiv:1508.01385 (2015).
- [43] Colm A. Ryan, Blake R. Johnson, Diego Ristè, Brian Donovan, and Thomas A. Ohki, "Hardware for dynamic quantum computing," Review of Scientific Instruments 88, 104703 (2017).
- [44] Jens Koch, Terri M. Yu, Jay Gambetta, A. A. Houck, D. I. Schuster, J. Majer, Alexandre Blais, M. H. Devoret, S. M. Girvin, and R. J. Schoelkopf, "Chargeinsensitive qubit design derived from the Cooper pair box," Phys. Rev. A 76, 042319 (2007).
- [45] J. A. Schreier, A. A. Houck, J. Koch, D. I. Schuster, B. R. Johnson, J. M. Chow, J. M. Gambetta, J. Majer, L. Frunzio, M. H. Devoret, S. M. Girvin, and R. J. Schoelkopf, "Suppressing charge noise decoherence in superconducting charge qubits," Phys. Rev. B 77, 180502 (2008).
- [46] T. Walter, P. Kurpiers, S. Gasparinetti, P. Magnard, A. Potocnik, Y. Salathé, M. Pechal, M. Mondal, M. Oppliger, C. Eichler, and A. Wallraff, "Rapid, high-fidelity, single-shot dispersive readout of superconducting qubits," Phys. Rev. Applied 7, 054020 (2017).
- [47] R. Vijay, D. H. Slichter, and I. Siddiqi, "Observation of quantum jumps in a superconducting artificial atom," Phys. Rev. Lett. 106, 110502 (2011).
- [48] J. E. Johnson, E. M. Hoskinson, C. Macklin, D. H. Slichter, I. Siddiqi, and John Clarke, "Dispersive readout of a flux qubit at the single-photon level," Phys. Rev. B 84, 220503 (2011).
- [49] Evan Jeffrey, Daniel Sank, J. Y. Mutus, T. C. White, J. Kelly, R. Barends, Y. Chen, Z. Chen, B. Chiaro, A. Dunsworth, A. Megrant, P. J. J. O'Malley, C. Neill, P. Roushan, A. Vainsencher, J. Wenner, A. N. Cleland, and John M. Martinis, "Fast accurate state measurement with superconducting qubits," Phys. Rev. Lett. 112, 190504 (2014).
- [50] U. Vool, S. Shankar, S. O. Mundhada, N. Ofek, A. Narla, K. Sliwa, E. Zalys-Geller, Y. Liu, L. Frunzio, R. J. Schoelkopf, S. M. Girvin, and M. H. Devoret, "Continuous quantum nondemolition measurement of the transverse component of a qubit," Phys. Rev. Lett. 117, 133601 (2016).
- [51] B. Yurke, L. R. Corruccini, P. G. Kaminsky, L. W. Rupp, A. D. Smith, A. H. Silver, R. W. Simon, and E. A. Whittaker, "Observation of parametric amplifi-

- cation and deamplification in a Josephson parametric amplifier," Phys. Rev. A **39**, 2519–2533 (1989).
- [52] T. Yamamoto, K. Inomata, M. Watanabe, K. Matsuba, T. Miyazaki, W. D. Oliver, Y. Nakamura, and J. S. Tsai, "Flux-driven Josephson parametric amplifier," Appl. Phys. Lett. 93, 042510 (2008).
- [53] M. A. Castellanos-Beltran, K. D. Irwin, G. C. Hilton, L. R. Vale, and K. W. Lehnert, "Amplification and squeezing of quantum noise with a tunable Josephson metamaterial," Nat. Phys. 4, 929–931 (2008).
- [54] Baleegh Abdo, Flavius Schackert, Michael Hatridge, Chad Rigetti, and Michel Devoret, "Josephson amplifier for qubit readout," Appl. Phys. Lett. 99, 162506 (2011).
- [55] Z.R. Lin, K. Inomata, K. Koshino, W.D. Oliver, Y. Nakamura, J.S. Tsai, and T. Yamamoto, "Josephson parametric phase-locked oscillator and its application to dispersive readout of superconducting qubits," Nat Commun 5, – (2014).
- [56] Christopher Eichler and Andreas Wallraff, "Controlling the dynamic range of a Josephson parametric amplifier," EPJ Quantum Technology 1, 2 (2014).
- [57] Tanay Roy, Suman Kundu, Madhavi Chand, A. M. Vadiraj, A. Ranadive, N. Nehra, Meghan P. Patankar, J. Aumentado, A. A. Clerk, and R. Vijay, "Broadband parametric amplification with impedance engineering: Beyond the gain-bandwidth product," Appl. Phys. Lett. 107, 262601 (2015).
- [58] T. C. White, J. Y. Mutus, I.-C. Hoi, R. Barends, B. Campbell, Yu Chen, Z. Chen, B. Chiaro, A. Dunsworth, E. Jeffrey, J. Kelly, A. Megrant, C. Neill, P. J. J. O'Malley, P. Roushan, D. Sank, A. Vainsencher, J. Wenner, S. Chaudhuri, J. Gao, and John M. Martinis, "Traveling wave parametric amplifier with Josephson junctions using minimal resonator phase matching," Applied Physics Letters 106, 242601 (2015).
- [59] Ananda Roy and Michel Devoret, "Introduction to parametric amplification of quantum signals with Josephson circuits," Comptes Rendus Physique 17, 740 755 (2016).
- [60] I. Siddiqi, R. Vijay, M. Metcalfe, E. Boaknin, L. Frunzio, R. J. Schoelkopf, and M. H. Devoret, "Dispersive measurements of superconducting qubit coherence with a fast latching readout," Phys. Rev. B 73, 054510 (2006).
- [61] A. Lupaşcu, S. Saito, T. Picot, P. C. de Groot, C. J. P. M. Harmans, and J. E. Mooij, "Quantum nondemolition measurement of a superconducting two-level system," Nat. Phys. 3, 119–125 (2007).
- [62] François Mallet, Florian R. Ong, Agustin Palacios-Laloy, François Nguyen, Patrice Bertet, Denis Vion, and Daniel Esteve, "Single-shot qubit readout in circuit quantum electrodynamics," Nat. Phys. 5, 791–795 (2009).
- [63] V. Schmitt, X. Zhou, K. Juliusson, B. Royer, A. Blais, P. Bertet, D. Vion, and D. Esteve, "Multiplexed readout of transmon qubits with Josephson bifurcation amplifiers," Phys. Rev. A 90, 062333 (2014).
- [64] K. W. Murch, E. Ginossar, S. J. Weber, R. Vijay, S. M. Girvin, and I. Siddiqi, "Quantum state sensitivity of an autoresonant superconducting circuit," Phys. Rev. B 86, 220503- (2012).
- [65] Philip Krantz, Andreas Bengtsson, Michael Simoen, Simon Gustavsson, Vitaly Shumeiko, W. D. Oliver, C. M. Wilson, Per Delsing, and Jonas Bylander, "Single-shot

- read-out of a superconducting qubit using a Josephson parametric oscillator," Nat Commun 7, (2016).
- [66] D. T. McClure, Hanhee Paik, L. S. Bishop, M. Steffen, Jerry M. Chow, and Jay M. Gambetta, "Rapid driven reset of a qubit readout resonator," Phys. Rev. Applied 5, 011001 (2016).
- [67] C. C. Bultink, M. A. Rol, T. E. O'Brien, X. Fu, B. C. S. Dikken, C. Dickel, R. F. L. Vermeulen, J. C. de Sterke, A. Bruno, R. N. Schouten, and L. DiCarlo, "Active resonator reset in the nonlinear dispersive regime of circuit QED," Phys. Rev. Applied 6, 034008 (2016).
- [68] R. Bianchetti, S. Filipp, M. Baur, J. M. Fink, M. Göppl, P. J. Leek, L. Steffen, A. Blais, and A. Wallraff, "Dynamics of dispersive single-qubit readout in circuit quantum electrodynamics," Phys. Rev. A 80, 043840 (2009).
- [69] J. Gao, L. R. Vale, J. A. B. Mates, D. R. Schmidt, G. C. Hilton, K. D. Irwin, F. Mallet, M. A. Castellanos-Beltran, K. W. Lehnert, J. Zmuidzinas, and H. G. Leduc, "Strongly quadrature-dependent noise in superconducting microresonators measured at the vacuumnoise limit," Appl. Phys. Lett. 98, 232508 (2011).
- [70] Shilin Ng and Mankei Tsang, "Optimal signal processing for continuous qubit readout," Phys. Rev. A 90, 022325 (2014).
- [71] V. Considine, "Digital complex sampling," Electronics Letters 19, 608–609 (1983).
- [72] Richard G. Lyons, Understanding Digital Signal Processing, 3rd ed. (Prentice-Hall, Upper Saddle River, NJ, USA, 2011).
- [73] C. Macklin, K. O'Brien, D. Hover, M. E. Schwartz, V. Bolkhovsky, X. Zhang, W. D. Oliver, and I. Siddiqi, "A near-quantum-limited Josephson travelingwave parametric amplifier," Science 350, 307–310 (2015).
- [74] B. J. Chapman, E. I. Rosenthal, J. Kerckhoff, L. R. Vale, G. C. Hilton, and K. W. Lehnert, "Single-sideband modulator for frequency domain multiplexing of superconducting qubit readout," Appl. Phys. Lett. 110, 162601 (2017).
- [75] F. Motzoi, J. M. Gambetta, P. Rebentrost, and F. K. Wilhelm, "Simple pulses for elimination of leakage in weakly nonlinear qubits," Phys. Rev. Lett. 103, 110501 (2009).
- [76] J. M. Gambetta, F. Motzoi, S. T. Merkel, and F. K. Wilhelm, "Analytic control methods for high-fidelity unitary operations in a weakly nonlinear oscillator," Phys. Rev. A 83, 012308–13 (2011).
- [77] J. M. Hornibrook, J. I. Colless, I. D. Conway Lamb, S. J. Pauka, H. Lu, A. C. Gossard, J. D. Watson, G. C. Gardner, S. Fallahi, M. J. Manfra, and D. J. Reilly, "Cryogenic control architecture for large-scale quantum computing," Phys. Rev. Applied 3, 024010 (2015).
- [78] I. D. Conway Lamb, J. I. Colless, J. M. Hornibrook, S. J. Pauka, S. J. Waddy, M. K. Frechtling, and D. J. Reilly, "An FPGA-based instrumentation platform for use at deep cryogenic temperatures," Review of Scientific Instruments 87, 014701 (2016).
- [79] Harald Homulle, Stefan Visser, Bishnu Patra, Giorgio Ferrari, Enrico Prati, Fabio Sebastiano, and Edoardo Charbon, "A reconfigurable cryogenic platform for the classical control of quantum processors," Review of Scientific Instruments 88, 045103 (2017).

- [80] M. Jerger, S. Poletto, P. Macha, U. Hbner, E. Ilichev, and A. V. Ustinov, "Frequency division multiplexing readout and simultaneous manipulation of an array of flux qubits," Applied Physics Letters 101, 042604 (2012).
- [81] Y. Chen, D. Sank, P. O'Malley, T. White, R. Barends, B. Chiaro, J. Kelly, E. Lucero, M. Mariantoni, A. Megrant, C. Neill, A. Vainsencher, J. Wenner, Y. Yin, A. N. Cleland, and J. M. Martinis, "Multiplexed dispersive readout of superconducting phase qubits," Applied Physics Letters 101, 182601 (2012).
- [82] N T Bronn, B Abdo, K Inoue, S Lekuch, A D Crcoles, J B Hertzberg, M Takita, L S Bishop, J M Gambetta, and J M Chow, "Fast, high-fidelity readout of multiple qubits," Journal of Physics: Conference Series 834, 012003 (2017).
- [83] Chao Song, Kai Xu, Wuxin Liu, Chui-ping Yang, Shi-Biao Zheng, Hui Deng, Qiwei Xie, Keqiang Huang, Qiu-jiang Guo, Libo Zhang, Pengfei Zhang, Da Xu, Dongning Zheng, Xiaobo Zhu, H. Wang, Y.-A. Chen, C.-Y. Lu, Siyuan Han, and Jian-Wei Pan, "10-qubit entanglement and parallel logic operations with a superconducting circuit," Phys. Rev. Lett. 119, 180511 (2017).
- [84] C. C. Bultink, B. Tarasinski, N. Haandbaek, S. Poletto, N. Haider, D. J. Michalak, A. Bruno, and L. Di-Carlo, "General method for extracting the quantum efficiency of dispersive qubit readout in circuit QED," arXiv:1711.05336 (2017).
- [85] C. Eichler, D. Bozyigit, C. Lang, M. Baur, L. Steffen, J. M. Fink, S. Filipp, and A. Wallraff, "Observation of two-mode squeezing in the microwave frequency domain," Phys. Rev. Lett. 107, 113601 (2011).
- [86] C. Eichler, D. Bozyigit, C. Lang, L. Steffen, J. Fink, and A. Wallraff, "Experimental state tomography of itinerant single microwave photons," Phys. Rev. Lett. 106, 220503–4 (2011).
- [87] C. Eichler, D. Bozyigit, and A. Wallraff, "Characterizing quantum microwave radiation and its entanglement with superconducting qubits using linear detectors," Phys. Rev. A 86, 032106 (2012).
- [88] C. Eichler, Y. Salathe, J. Mlynek, S. Schmidt, and A. Wallraff, "Quantum-limited amplification and entanglement in coupled nonlinear resonators," Phys. Rev. Lett. 113, 110502 (2014).
- [89] M. D. Reed, B. R. Johnson, A. A. Houck, L. DiCarlo, J. M. Chow, D. I. Schuster, L. Frunzio, and R. J. Schoelkopf, "Fast reset and suppressing spontaneous emission of a superconducting qubit," Appl. Phys. Lett. 96, 203110 (2010).
- [90] D. Ristè, J. G. van Leeuwen, H.-S. Ku, K. W. Lehnert, and L. DiCarlo, "Initialization by measurement of a superconducting quantum bit circuit," Phys. Rev. Lett. 109, 050507 (2012).
- [91] K. Geerlings, Z. Leghtas, I. M. Pop, S. Shankar, L. Frunzio, R. J. Schoelkopf, M. Mirrahimi, and M. H. Devoret, "Demonstrating a driven reset protocol for a superconducting qubit," Phys. Rev. Lett. 110, 120501 (2013).
- [92] J. E. Johnson, C. Macklin, D. H. Slichter, R. Vijay, E. B. Weingarten, John Clarke, and I. Siddiqi, "Heralded state preparation in a superconducting qubit," Phys. Rev. Lett. 109, 050506 (2012).
- [93] It is in principle possible to shorten the 160 ns duration of the readout pulse to match the end of the integration window at t = 105 ns but we keep the length of

- the readout pulse constant to simplify the calibration procedure.
- [94] H. J. Carmichael, Statistical Methods in Quantum Optics 1: Master Equations and Fokker-Planck Equations, 2nd ed. (Springer, Berlin, 2002).
- [95] D. H. Slichter, R. Vijay, S. J. Weber, S. Boutin, M. Boissonneault, J. M. Gambetta, A. Blais, and I. Siddiqi, "Measurement-induced qubit state mixing in circuit QED from up-converted dephasing noise," Phys. Rev. Lett. 109, 153601 (2012).
- [96] J. I. Colless, A. C. Mahoney, J. M. Hornibrook, A. C. Doherty, H. Lu, A. C. Gossard, and D. J. Reilly, "Dispersive readout of a few-electron double quantum dot with fast rf gate sensors," Phys. Rev. Lett. 110, 046805 (2013).
- [97] M. Veldhorst, J. C. C. Hwang, C. H. Yang, A. W. Leenstra, B. de Ronde, J. P. Dehollain, J. T. Muhonen, F. E. Hudson, K. M. Itoh, A. Morello, and A. S. Dzurak, "An addressable quantum dot qubit with fault-tolerant control-fidelity," Nature Nanotechnology 9, 981 (2014).
- [98] X. Mi, J. V. Cady, D. M. Zajac, P. W. Deelman, and J. R. Petta, "Strong coupling of a single electron in silicon to a microwave photon," Science 355, 156–158 (2017).
- [99] A. Stockklauser, P. Scarlino, J. V. Koski, S. Gasparinetti, C. K. Andersen, C. Reichl, W. Wegscheider, T. Ihn, K. Ensslin, and A. Wallraff, "Strong coupling cavity QED with gate-defined double quantum dots enabled by a high impedance resonator," Phys. Rev. X 7, 011030 (2017).
- [100] Chad Rigetti, Jay M. Gambetta, Stefano Poletto, B. L. T. Plourde, Jerry M. Chow, A. D. Córcoles, John A. Smolin, Seth T. Merkel, J. R. Rozen, George A. Keefe, Mary B. Rothwell, Mark B. Ketchen, and M. Steffen, "Superconducting qubit in a waveguide cavity with a coherence time approaching 0.1 ms," Phys. Rev. B 86, 100506 (2012).
- [101] R. Barends, J. Kelly, A. Megrant, D. Sank, E. Jeffrey, Y. Chen, Y. Yin, B. Chiaro, J. Mutus, C. Neill, P. O'Malley, P. Roushan, J. Wenner, T. C. White, A. N. Cleland, and John M. Martinis, "Coherent Josephson qubit suitable for scalable quantum integrated circuits," Phys. Rev. Lett. 111, 080502 (2013).
- [102] Fei Yan, Simon Gustavsson, Archana Kamal, Jeffrey Birenbaum, Adam P. Sears, David Hover, Ted J. Gudmundsen, Danna Rosenberg, Gabriel Samach, S. Weber, Jonilyn L. Yoder, Terry P. Orlando, John Clarke,

- Andrew J. Kerman, and William D. Oliver, "The flux qubit revisited to enhance coherence and reproducibility," Nat. Commun. 7, 12964 (2016).
- [103] Naoki Yamamoto, "Coherent versus measurement feedback: Linear systems theory for quantum information," Phys. Rev. X 4, 041029 (2014).
- [104] Christian Kraglund Andersen, Joseph Kerckhoff, Konrad W. Lehnert, Benjamin J. Chapman, and Klaus Mølmer, "Closing a quantum feedback loop inside a cryostat: Autonomous state preparation and long-time memory of a superconducting qubit," Phys. Rev. A 93, 012346 (2016).
- [105] Ashkan Balouchi and Kurt Jacobs, "Coherent versus measurement-based feedback for controlling a single qubit," Quantum Science and Technology 2, 025001 (2017).
- [106] Austin G. Fowler, Matteo Mariantoni, John M. Martinis, and Andrew N. Cleland, "Surface codes: Towards practical large-scale quantum computation," Phys. Rev. A 86, 032324 (2012).
- [107] Daniel A. Lidar and Todd A. Brun, Quantum Error Correction (Cambridge University Press, 2013).
- [108] Barbara M. Terhal, "Quantum error correction for quantum memories," Rev. Mod. Phys. 87, 307–346 (2015).
- [109] E. Knill, "Quantum computing with realistically noisy devices," Nature 434, 39–44 (2005).
- [110] T. E. O'Brien, B. Tarasinski, and L. DiCarlo, "Density-matrix simulation of small surface codes under current and projected experimental noise," npj Quantum Information 3, 39 (2017).
- [111] R. Movshovich, B. Yurke, P. G. Kaminsky, A. D. Smith, A. H. Silver, R. W. Simon, and M. V. Schneider, "Observation of zero-point noise squeezing via a Josephsonparametric amplifier," Phys. Rev. Lett. 65, 1419–1422 (1990).
- [112] Xilinx, "Timing closure user guide UG612 (v14.3)," https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ug612.pdf (2012), accessed: 2017-08-14.
- [113] J. M. Gambetta, A. A. Houck, and Alexandre Blais, "Superconducting qubit with Purcell protection and tunable coupling," Phys. Rev. Lett. 106, 030502 (2011).
- [114] D. I. Schuster, A. Wallraff, A. Blais, L. Frunzio, R.-S. Huang, J. Majer, S. M. Girvin, and R. J. Schoelkopf, "ac Stark shift and dephasing of a superconducting qubit strongly coupled to a cavity field," Phys. Rev. Lett. 94, 123602 (2005).