This is the accepted manuscript made available via CHORUS. The article has been published as:

**Dual-Gate Velocity-Modulated Transistor Based on Black Phosphorus**

V. Tayari, N. Hemsworth, O. Cyr-Choinière, W. Dickerson, G. Gervais, and T. Szkopek


DOI: [10.1103/PhysRevApplied.5.064004](https://doi.org/10.1103/PhysRevApplied.5.064004)
Dual gate black phosphorus velocity modulated transistor

V. Tayari,1 N. Hemsworth,1 O. Cyr-Choinière,2 W. Dickerson,1 G. Gervais,2 and T. Szkopek1

1Department of Electrical and Computer Engineering, McGill University, Montreal, Québec, H3A 0E9, Canada
2Department of Physics, McGill University, Montreal, Québec, H3A 2T8, Canada

(Dated: May 18, 2016)

The layered semiconductor black phosphorus has attracted attention as a 2D atomic crystal that can be prepared in ultra-thin layers for operation as field effect transistors. Despite the susceptibility of black phosphorus to photo-oxidation, improvements to the electronic quality of black phosphorus devices has culminated in the observation of the quantum Hall effect. In this work, we demonstrate the room temperature operation of a dual gated black phosphorus transistor operating as a velocity modulated transistor, whereby modification of hole density distribution within a black phosphorus quantum well leads to a two-fold modulation of hole mobility. Simultaneous modulation of Schottky barrier resistance leads to a four-fold modulation of transconductance at a fixed hole density. Our work explicitly demonstrates the critical role of charge density distribution upon charge carrier transport within 2D atomic crystals.

I. INTRODUCTION

Black phosphorus (bP) is an elemental allotrope and a direct bandgap semiconductor with a puckered, honeycomb layer structure [1–3] that can be exfoliated down to atomic few-layer thickness [4–9]. Although bP is the most thermodynamically stable allotrope of phosphorus, photo-oxidation in the presence of water, oxygen and visible light is known to degrade bP with a reaction rate that increases as bP layer thickness decreases [7]. Several materials have been used to encapsulate bP in order to protect it against photo-oxidation, including hexagonal boron-nitride [10–12], aluminum oxide [13], silicon oxide [14], parylene [7], and poly-methylmethacrylate [15]. Recent works have also shown that 2D hole transport can be achieved in a single 2D sub-band within an accumulation layer of many-layer bP [10, 12, 15], effectively combining 2D transport characteristics with the increased chemical stability of many-layer bP. These advances have culminated in the observation of the quantum Hall effect in bP [16]. In parallel, the optoelectronic properties of bP FETs are also being explored [17, 18]. Nonetheless, further understanding and control of transconductionance, carrier mobility and contact resistance in bP field effect transistors (FETs) is desired.

We report here an experimental investigation of the transport characteristics of bP FETs with an asymmetric dual gate geometry consisting of top and bottom gate electrodes capable of inducing hole accumulation layers at the top and bottom of the bP channel. The top hole accumulation layer is found to have a mobility of $\mu < 0.1 \text{ cm}^2/\text{Vs}$ while the bottom hole accumulation layer is found to have a mobility of $\mu \sim 400 \text{ cm}^2/\text{Vs}$, in the absence of gate voltage optimization. The top gate is found to be effective in modulating the characteristics of the bottom accumulation layer, including both field effect mobility and Schottky barrier contact resistance. The mobility modulation effect in particular enables operation of the dual gate bP FET as a velocity modulated transistor (VMT), first proposed by Sakaki [19] to overcome the limitation on transistor switching frequency imposed by the channel transit time of charge carriers. Mobility modulation has since been demonstrated in GaAs/AlGaAs heterojunctions [20], wide GaAs/AlGaAs quantum wells [21], silicon-on-insulator FETs [22] and the LaAlO$_3$/SrTiO$_3$ interface [23]. Room temperature VMT operation in silicon-on-insulator FETs has been demonstrated with up to 1.4-fold mobility modulation [22]. Our asymmetric dual-gate bP FETs exhibit a 2-fold mobility modulation at room temperature, and the underlying mechanism is modulation of hole density distribution with the naked bP quantum well channel of the bP FET, with a resultant modulation of scattering by charged impurities, surface roughness, and other spatially dependent scattering mechanisms. Simultaneously, bP FETs exhibit strong Schottky barrier modulation. First conclusively observed in carbon nanotube FETs [24], Schottky barrier modulation has recently been shown to dominate off-state conductance of bP FETs [25]. The combination of two-point and four-point resistance measurements in our work enables us to independently mobility modulation and Schottky barrier modulation. The combined effects of mobility modulation and Schottky barrier modulation of dual-gate bP FETs enables 4-fold transconductionance modulation at a fixed carrier density of $4 \times 10^{11} \text{cm}^{-2}$ induced by the bottom gate.

II. TRANSISTOR FABRICATION

Nanometer-scale bP crystals were exfoliated using a polydimethylsiloxane (PDMS) stamp technique [15]. The bP crystals were 99.998% purity from Smart Elements (Vienna, Austria). The exfoliation was performed inside a nitrogen glove box with $\text{O}_2$ and $\text{H}_2\text{O}$ concentration below 5 ppm. The thin bP crystals were transferred to a degenerately doped Si wafer with a 300 nm thick SiO$_2$ layer. The wafer was previously dehydrated at $T = 150^\circ \text{C}$ under vacuum and functionalized with a hexamethyl-
disilazane (HMDS) layer. The hydrophobic HMDS layer aids in protecting the freshly cleaved surface of the bP from water adsorbates on the SiO$_2$ surface, and suppresses charge transfer doping that would otherwise lead to hysteresis and instability in FET characteristics [26]. Further micro-fabrication was performed to define contact electrodes, a top gate structure, and final encapsulation. Electrodes contacting the bP were defined using standard electron beam lithography (EBL) followed by 5 nm Ti/80 nm Au metal deposition. A top gate dielectric layer of 25 nm Al$_2$O$_3$ was deposited atop the bP by atomic layer deposition (ALD) at 150 °C through an EBL defined window. A top gate metal layer was defined by a further EBL step followed by metal deposition (5 nm Ti/80 nm Au). The final encapsulation step was to spin coat the samples with 300 nm of copolymer (methyl methacrylate) and 200 nm of polymer (polymethyl methacrylate).

An optical image of a typical bP FET in a multiple terminal geometry is shown in Fig. 1(a) prior to top gate fabrication and in Fig. 1(b) after top gate fabrication. After all electronic characterization, described further below, the encapsulating polymer layers were removed with warm acetone and atomic force microscopy (AFM) was performed within a glove box environment. The thickness of the bP layer under the top-gate of the bP FET was determined to be 32 nm by atomic force microscopy, as shown in Fig. 1(c). A schematic of the complete bP FET structure is displayed in Fig. 1(d). Encapsulating the bP layer between an HMDS functionalized SiO$_2$/Si substrate and an optically opaque gate stack was found to effectively mitigate degradation due to photo-oxidation. The $I - V$ characteristics of our bP FETs were stable over a period of six months. An important aspect of the dual gate bP FET is the capacity for the top and bottom gates to induce hole accumulation layers at the top and bottom surfaces of the bP channel, respectively, as shown in Fig. 1(e). The source and drain electrodes electrically contact both accumulation layers, with the top surface metallization expected to lead to lower contact resistance to the top accumulation layer than the bottom. Also important for the operation of the dual gate bP FET studied here is the asymmetry in conductance between top and bottom hole accumulation layers.

III. CHARGE TRANSPORT MEASUREMENTS

Charge transport measurements were performed using quasi-dc excitation with a semiconductor parameter analyzer and vacuum probe station ($P \sim 10^{-4}$ Torr) at room temperature. Fig. 2 shows the $I - V$ characteristics of the device shown in Fig. 1. The measured two-terminal source-drain current $I$ versus source-drain bias voltage $V_{SD}$ is plotted in the Fig. 2(a) with 0 V applied to the top and bottom gates. The linear $I - V_{SD}$ characteristic indicates ohmic, or quasi-ohmic, behaviour of the contact electrodes. The two-terminal conductance $G_{2P}$, as a function of top gate voltage $V_{TG}$ is plotted in Fig. 2 (b), demonstrating strong conductance modulation consistent with electron conduction and a negligible hysteresis. Gate leakage currents were recorded simultaneously in all of our charge transport experiments, never exceeding 5% of the source-drain current and generally being much lower than the source-drain current. The two-terminal conductance $G_{2P}$ at a constant bias current of 4 µA as a function of back gate voltage $V_{BG}$ is plotted in Fig. 2 (c) with top gate voltage held at $V_{TG}=-4$V, 0V and +4V. The room temperature conductance modulation reaches two orders of magnitude, and there is minimal hysteresis in conductance as back gate voltage
is swept at a rate of ±1 V/s, which we attribute to the HMDS functionalization of the oxide layer below the bP. The threshold voltages for the onset of electron and hole conduction is modulated by the applied top gate potential. An increasingly negative top gate voltage results in increased backgate threshold voltages for both electron and hole conduction, as expected.

We investigated the dependence of the bP FET conductance as a function of both top and bottom gate voltages, with the goal of quantifying the conduction properties of the top and bottom hole accumulation layers. A standard ac lock-in measurement technique was used to measure FET conductance at a bias current $I_{SD} = 1 \mu A$ and a frequency $f = 13.013$ Hz at $T = 77$ K in a liquid nitrogen cryostat. The measured two-point conductance $G_{2p}$ is plotted in Fig. 2(d) as a colour contour versus both $V_{TG}$ and $V_{BG}$. Note that the capacitance ratio $C_{TG}/C_{BG} = 25$, so that $V_{TG} = 2$ V induces the same charge density at the top of the bP well as $V_{BG} = 50$ V induces at the bottom of the bP well. An insulating region (dark) is visible in the contour plot, corresponding to minimal mobile carrier density within the bP channel. With $V_{BG} < 0$ V and $V_{TG} < 0$ V, both gate potentials induce holes within the bP to result in strong hole conduction, identified as p / p in Fig. 2(d). In contrast, with $V_{BG} > 0$ V and $V_{TG} > 0$ V, both gate potentials induce electrons and electron conduction is unambiguously observed, identified as n / n. The top gate voltage can also be used to induce opposite carrier type to that induced by the bottom gate, identified as p / n and n / p in Fig. 2(d).

The top gate potential influences the back gate threshold voltage for both hole and electron conduction over a narrow range $-2$ V < $V_{TG}$ < 2 V, beyond which the top gate voltage has comparatively little influence upon channel conductance. The inability of the top gate to induce electron or hole conduction over the back gate voltage range $-40$ V < $V_{BG}$ < $-10$ V indicates that the charge carriers induced by the top gate are of very low mobility and may to a large extent be localized at charge traps. The strongly asymmetric conductance behaviour versus top and bottom gate potential can be further quantified.

We identify in Fig. 2(d) a point of minimal channel conductance at $V_{TG} = 0$ V and $V_{BG} = -30$ V. At this bias point, the bP layer is depleted of charge carriers. The independent action of the bottom gate to induce conduction in the channel from this depleted, insulating state (at $V_{TG} = 0$ V and $V_{BG} = -30$ V) is a measure of the conduction in the bottom accumulation layer. Likewise, the independent action of the top gate to induce conduction in the channel from this depleted, insulating state (at $V_{TG} = 0$ V and $V_{BG} = -30$ V) is a measure of the conduction in the bottom accumulation layer.

The approximate bottom gate field effect mobility $\mu_{BG} = \frac{\partial G_{2p}}{\partial V_{BG}} / \partial (C_{BG} V_{BG})$ versus bottom gate voltage $V_{BG}$ at fixed top gate voltage $V_{TG} = 0$ V is plotted in Fig. 2(e), where $C_{BG} = 11.5$ nF/cm$^2$ is the bottom gate capacitance. A peak mobility of 400 cm$^2$/Vs is observed. This field effect mobility is a measure of conduction in the bottom accumulation layer induced by the bottom gate out of a depleted channel. A more accurate determination based on four-point probe measurements is discussed further below.

The approximate top gate field effect mobility $\mu_{TG} = \frac{\partial G_{2p}}{\partial (C_{TG} V_{TG})}$ versus top gate voltage $V_{TG}$ at fixed bottom gate voltage $V_{BG} = -30$ V is plotted in Fig. 2(f), where $C_{TG} = 280$ nF/cm$^2$ is the top gate capacitance. A peak mobility of < 0.1 cm$^2$/Vs is observed. This field effect mobility is a measure of conduction in the top accumulation layer induced by the top gate out of a depleted channel. Noting the capacitance ratio $C_{TG}/C_{BG} = 25$, the top gate voltage range probed is adequate to induce accumulation in the bP channel. In summary, the bottom gate is much more effective in inducing conduction within the depleted channel than the top gate.

The origin of the asymmetry between top and bottom surfaces may be caused by the Al$_2$O$_3$ atomic layer deposition process, which takes place under strongly oxidative conditions that may lead to the formation of charge traps and scattering centres at the top bP surface. The asymmetric behaviour of the asymmetric dual gate bP FET is distinct from the symmetric behaviour of symmetric dual gate bP FETs [27]. Under these strongly asymmetric conditions, conduction is dominated by the bottom accumulation layer. The top gate potential, and the charge carriers induced by the top gate, are nonetheless found to influence the conduction properties of charge carriers induced within the bottom accumulation layer.

IV. SCHRÖDINGER-POISSON ANALYSIS

Self-consistent Schrödinger-Poisson calculations combining an effective mass theory for bP and a mean-field approximation to Coulomb interactions were employed to gain further insight into the behaviour of the dual gated bP FET. Effective masses for bulk bP determined by cyclotron resonance experiments [28] were used in our calculations. The band diagram and volumetric hole density with the bP layer are shown in Fig. 3(a) at $T = 300$ K for a negative back gate voltage and positive top gate voltage adjusted to induce a total hole density of $p_{TG} = 10^{12}$ cm$^{-2}$ and a total electron density $n_{TG} = 10^{12}$ cm$^{-2}$. The rms thickness of the hole accumulation layer is 3.5 nm. Under these bias conditions, a p / n junction is formed vertically within the bP layer, with holes (electrons) confined at the bottom (top) of the bP. If conduction is strongly suppressed at the top surface due to ALD processing, hole conduction in the bottom accumulation layer will dominate the contribution to total channel conduction. Moreover, the top gate potential is screened by the electrons within the inversion layer at the top surface, as observed in our experimental data with $V_{TG} > 2$ V. The band diagram and volumetric hole density are shown in Fig. 3(b) at $T = 300$ K with gate voltages adjusted to induce a to-
FIG. 3. The band diagrams and volumetric charge density distribution in a 32 nm wide bP quantum well determined by Schrödinger-Poisson calculations at \( T = 300 \, \text{K} \) for different gate bias potentials. a) Asymmetric gate bias inducing a p / n carrier distribution with \( p_{BG} = n_{TG} = 10^{12} \, \text{cm}^{-2} \) and an associated inversion in carrier type. b) Gate bias inducing \( p_{BG} = 10^{12} \, \text{cm}^{-2} \) at one bP surface and flat-band conditions at the other. c) Symmetric gate bias inducing a p / p carrier distribution with a total hole concentration of \( p_{BG} + p_{TG} = 10^{12} \, \text{cm}^{-2} \), corresponding to hole accumulation at both bP surfaces.

In our experiments for \(-2 \, \text{V} < V_{TG} < 2 \, \text{V}\). The band diagram and volumetric hole density with the bP layer are shown in Fig. 3(c) at \( T = 300 \, \text{K} \) for negative back gate and top gate voltages adjusted to induce a total hole density of \( p_{BG} + p_{TG} = 10^{12} \, \text{cm}^{-2} \) distributed symmetrically within the structure. The top gate potential is screened from influencing the hole density at the bottom of the bP layer, and the volumetric hole density extends within the bulk of the bP layer. At the hole density \( p = 10^{12} \, \text{cm}^{-2} \) used for our calculations, the Fermi temperature \( T_F = p/(k_B m^*/\pi \hbar^2) = 126 \, \text{K} \) for holes accumulating within a single 2D sub-band. Analysis of 2D sub-band population reveals that two 2D sub-bands are substantially populated for the carrier densities accessed in our calculations, leading to non-degenerate carrier statistics at room temperature.

V. TRANSISTOR PARAMETER ANALYSIS

The transistor parameters of the bP FET were investigated in greater detail at \( T = 300 \, \text{K} \). Fig. 4(a) shows the two-terminal back gate transconductance
\[ g_m = \frac{\partial I_{SD}}{\partial V_{BG}} \] plotted versus the mobile hole density \[ p_{BG} = \frac{C_{BG}(V_{BG} - V_{Th})}{e} \] induced by the back gate voltage, with a threshold voltage \( V_{Th} \) that is dependent upon top gate voltage. The threshold voltage \( V_{Th} \) for hole conduction in the bottom accumulation layer is readily found because total channel conduction is dominated by the bottom accumulation layer. The top-gate voltage is found to strongly modulate the back-gate transconductance at fixed hole density. We measured the 4-point conductance \( G_{xx} \) in our multi-terminal bP FET. The field effect mobility extracted from 4-point conductance \( \mu_{bg} = \frac{\partial G_{xx}}{\partial (C_{BG}V_{BG})} \) is plotted in Fig. 4(b) versus the induced hole density \( p_{BG} \).

At low hole densities \( p_{BG} < 4 \times 10^{11} \text{cm}^{-2} \), the mobility increases as expected from the onset of percolation in the vicinity of the conduction threshold. At high hole densities, \( p_{BG} > 8 \times 10^{11} \text{cm}^{-2} \), the hole mobility falls with increasing carrier density, consistent with surface roughness scattering [29, 30]. The hole mobility is also modulated up to two-fold by the top gate voltage, with maximum mobility of 780 cm²/Vs reached at \( V_{TG} = -4 \) V, the most negative top gate voltage applied in our experiments, and \( V_{BG} = -25 \) V, corresponding to a hole density of \( p_{BG} = 8 \times 10^{11} \text{cm}^{-2} \). From our Schrödinger-Poisson calculations at comparable hole density, we can infer that a negative top gate potential induces a hole accumulation layer at the top of the bP layer and that the volumetric hole density is spread through-out the bP layer. The hole accumulation layer induced at the top of the bP layer may contribute to the screening of trapped charge, reducing charged impurity scattering and enhancing mobility for holes within the bulk of the bP. The screening of trapped charge and concomitant increase of carrier mobility has been previously observed in bP by introduction of a graphene layer in close proximity to the bP layer, by which means significantly enhanced bP hole mobility has been observed [16].

From the sample geometry and the combined measurement of two-point conductance \( G_{xy} \) and four-point conductance \( G_{xx} \), the contact resistance \( R_C \) was determined and is plotted in Fig. 4(c) versus mobile hole density \( p_{BG} \). As anticipated, the contact resistance to the hole gas within the bP layer decreases monotonically as the hole density within the bP layer increases. In addition to this expected trend, the top-gate potential is found to be effective at modulating the contact resistance at fixed hole density. The top gate electrode is ideally place for efficient electrostatic coupling to the region of carrier injection from contact electrode to the bP layer, as seen in Fig. 1. Our measurements of contact resistance is in accord with the electrostatically gated Schottky barrier model that has been successfully employed in the study of carbon nanotubes [24], ultra-thin body silicon FETs and bP FETs [25] in two-point geometry. Unlike these previous studies, the effect of charge carrier distribution upon carrier injection into a low-dimensional FET channel is directly observed.

**VI. CONCLUSIONS**

The observation of mobility modulation effects in dual gate bP FETs demonstrates the capacity for bP to function as a room temperature VMT. The velocity modulation effect thus far remains too weak to act as the primary means of transistor channel conductance modulation for practical applications. However, our observation of a maximum back-gate field effect mobility under a non-zero top-gate bias clearly shows that externally applied fields can optimize transistor behavior via the velocity modulation effect. Charge density distribution thus plays an important role in the charge transport properties of 2D atomic crystals. The exposed surfaces of naked...
quantum well structures derived from 2D atomic crystals can lead to a strong spatial dependence of charge carrier scattering rates.

In the specific case of bP, the bandgap range accessible by quantum confinement is ideal for applications in electronics, thermoelectrics and opto-electronics [3]. Velocity modulation effects similar to that reported here are expected to be significant for bP devices that are thicker than the charge accumulation layer thickness, but further experimental work is required to understand the role of applied electric field on charge transport in thinner bP devices that approach the monolayer limit. Band gap tuning of bP by a giant Stark effect [31] and by hydrostatic pressure [2, 32] have also been demonstrated, leading to a transition from direct gap semiconductor to Dirac semimetal in the extreme limit. The engineering of charge carrier distribution and confinement by externally applied potentials within thin bP layers adds a new means by which to tune and design bP quantum well device properties.

ACKNOWLEDGMENTS

The authors thank R. Martel, I. Fakih, D. Laroche for useful discussions, and Charlotte Allard for assistance with atomic force microscopy. Support was provided by the Natural Sciences and Engineering Research Council of Canada, the Fonds de Recherche du Québec - Nature et Technologies, the Canada Research Chairs Program, Hydro-Québec, Institut de l'énergie Trottier and the Canadian Institute for Advanced Research. A portion of this work was performed at the National High Magnetic Field Laboratory which is supported by NSF Cooperative Agreement No. DMR-0084173, the State of Florida, and the DOE.


