



CHORUS

This is the accepted manuscript made available via CHORUS. The article has been published as:


Reconfigurable Noise-Assisted Logic Gates Exploiting Nonlinear Transformation of Input Signals

K. Murali, W.L. Ditto, and Sudeshna Sinha

Phys. Rev. Applied **18**, 014061 — Published 25 July 2022

DOI: [10.1103/PhysRevApplied.18.014061](https://doi.org/10.1103/PhysRevApplied.18.014061)


Reconfigurable noise assisted logic gates exploiting nonlinear transformation of input signals

K.Murali 

Department of Physics, Anna University, Chennai - 600 025, INDIA

W.L.Ditto

*Nonlinear Artificial Intelligence Lab, Department of Physics,
North Carolina State University, Raleigh, NC, 27695, United States of America*

Sudeshna Sinha 

*Indian Institute of Science Education and Research Mohali,
Sector 81, Manauli PO 140 306, Punjab, India*

(Dated: July 5, 2022)

We demonstrate the direct implementation of *all* basic logical operations utilizing a single bi-stable system driven by nonlinearly transformed input signals, in the presence of noise. Exploiting the hopping between the dynamical states of the bi-stable system, assisted by the noise floor, in response to the transformed inputs, allows the implementation of the full set of logic operations. So this idea can form the basis of the design of a dynamical computing element that can be rapidly morphed to yield any desired logic gate by varying just a single control parameter. Further, the results are verified in electronic circuit experiments, demonstrating the robustness of the concept and the potential of this idea to be realized in wide-ranging systems.

I. INTRODUCTION

Nonlinear systems are renowned for the richness of their dynamics that range from fixed points, limit cycles of varying periodicities and to chaotic attractors. In recent years using the behavioural richness of nonlinear dynamical systems for computational tasks has offered an important avenue of research, both from the conceptual as well as the applied point of view. Further, in recent years it has become increasingly evident that the interplay of noise and nonlinearity in a dynamical systems is critical in understanding how complex systems evolve and give rise novel effects. Stochastic resonance (SR) provides one such example wherein the cooperative behavior between noise and dynamics produces interesting physical phenomena that are often counter-intuitive [1–4].

Recently, it has been shown that a noisy bi-stable system, subjected to two square waves as inputs, produces a logical response in some optimal range of noise [5–24]. The probability of getting such logic response increases to unity with increasing noise intensity, and then decreases for noise strengths exceeding the optimal noise strength. This novel effect has been named *Logical Stochastic Resonance* (LSR), and it has been experimentally tested and used in different fields, including electrical [25, 26], nanomechanical [27, 28], optical [29, 30], chemical [31], biological systems [32–35], chaotic attractors [36] and strange nonchaotic attractors [37–39].

The LSR paradigm was conceived to explore the potential utility of system noise in the performance of computational devices. In particular, as computational devices and platforms continue to shrink in size, we are increasingly encountering fundamental noise characteristics that

cannot be suppressed or eliminated. The main feature of LSR is its ability to exploit nonlinearity and noise, to build a logic gate functionality by using a nonlinear bistable system. So far, the concept of LSR has been mainly utilized to realize stand-alone logic gate structures. However, reconfiguration of such logic gate structures to realize morphable all logic gates by varying a single control parameter has not been studied. Here, we investigate the response of a single nonlinear bistable system (acts as a threshold detector) to nonlinearly transformed input signals, consisting of two random square waves. We find that, in an optimal band of noise, the output is a morphable logical combination of the two input signals by varying a single control parameter in the nonlinear transformation of the inputs.

One of the most promising directions of this idea is the ability to obtain all possible logic operations from a single nonlinear system. In contrast to a conventional field programmable gate array (FPGA) element, where reconfiguration is implemented by switching between multiple single-purpose gates, the operations of our proposed reconfigurable noise-assisted logic gates (RNLGs) can be morphed simply through the varied patterns inherent in the nonlinear transformation of the inputs. Thus architectures based on such elements may serve as ingredients of a flexible computing device that can be optimized for special applications or reconfigured on the fly in response to varying operational demands.

The plan of the paper is as follows: Section II discusses the general scheme for implementing two-input and a single output morphable logical gate architecture by using a single nonlinear bistable system. In section III, we consider a proof-of-principle experimental demonstration of RNLG using analog simulation circuits. Finally, in section IV, we present a summary and discussion of our

results.

II. SCHEME

Consider a general nonlinear dynamical system (shown schematically in Fig. 1), given by [5]:

$$\dot{x} = g(x) + F(I) + D\eta(t), \quad (1)$$

where $g(x)$ is a nonlinear function obtained as the gradient of a bi-stable potential. $F(I)$ is a nonlinear transformation function, I is a low-amplitude external input signal, and $\eta(t)$ is an additive zero-mean Gaussian white noise with unit variance and intensity parameter D . The noise is considered to have correlation time smaller than any other time scale in the system, and so that it may be represented, theoretically, as delta correlated. For weak noise intensity the motion is confined to either left-well or right-well depending upon the initial conditions. At an appropriate noise intensity switching between the two wells is initiated[40].

Usually, a logical input-to-output correspondence can be achieved by encoding N inputs by N square waves. Specifically, for two logic inputs, the system is driven with a small amplitude signal I , taken to be the sum or two trains of aperiodic pulses: $I_1 + I_2$, with I_1 and I_2 encoding the two logic inputs. Since the logic inputs can be either 0 or 1, they can combine to give four logic input sets (I_1, I_2) : (0,0), (0,1), (1,0) and (1,1). Since the input sets (0,1) and (1,0) give rise to the same I , the four input conditions (I_1, I_2) reduce to three distinct values of I . Hence, the input signal I , generated by adding two independent uncorrelated input signals, is a 3-level aperiodic waveform.




FIG. 1. Schematic diagram of a logic unit comprised of a nonlinear system forced by an input signal $I = I_1 + I_2$ and noise, where I_1 and I_2 encode two logic inputs.

The output of the system can be considered as a logical 1 if it is in, say right-well, and logical 0 if it is in the left-well. The output then *toggles* when the system switches wells. The focus here is on the following question: Given a set of inputs (I_1, I_2) , can the state of the noisy nonlinear system reflect a logical output, in accordance with the truth tables of the basic logic operations shown in Table

TABLE I. Relationship between the two inputs and the one output of the fundamental OR, AND, NOR, NAND, XOR and XNOR logic operations, for the four distinct possible input sets (0,0), (0,1), (1,0) and (1,1) [41].

Input Set (I_1, I_2)	OR	AND	NOR	NAND	XOR	XNOR
(0,0)	0	0	1	1	0	1
(0,1)	1	0	0	1	1	0
(1,0)	1	0	0	1	1	0
(1,1)	1	1	0	0	0	1

I. The crucial result obtained in Ref. [5] was that the hopping mirroring logic functions occurred consistently and robustly only in a window of optimal noise. So, while no consistent output was obtained for very small or large noise, in a band of moderate noise the system produced the desired logical outputs with remarkable consistency.

Specifically we now consider a noise-driven bi-stable system given as:

$$\dot{x} = g(x) + F(I_1 + I_2 + I_0) + D\eta(t), \quad (2)$$

where $g(x) = 4x - 20x^3$, I_0 is a control parameter and $F(I)$ is given by the following nonlinear transformation function

$$F(I) = a^2 I(1-I)(1-aI(1-I)) - c, \quad (3)$$

where $c = 0.5$ and $a = 4.0$. The form of nonlinear transformation $F(I)$ is represented in Fig.2 and I is given by $I_1 + I_2 + I_0$.




FIG. 2. Nonlinear transformation function $F(I)$ represented by Eq. 3 for $c = 0.0$.

Thus the drive signals I_1 and I_2 are input streams that encode the two binary inputs are nonlinearly transformed by (cf. Eq. 3) and drives the nonlinear bi-stable system (cf. Eq. 2). A constant bias I_0 that acts as a single control parameter is responsible for reconfigurability of logic responses in the present scheme. We first present some results obtained via numerical simulations of the system (cf. Eq 2 and 3). With no loss of generality, we consider the input signal strength to be 0.1, i.e. the two (randomly switched) inputs I_1 and I_2 to take value -0.1 when the logic input is 0, and value 0.1 when logic input




FIG. 3. Schematic showing the different logic patterns obtained under varying I_0 , in the range $[0.2:0.8]$, corresponding to the system described by Eqs. 2 and 3, with all other parameters as given in Figs. 4-5..

TABLE II. Necessary and sufficient conditions, derived from the logic truth tables, to be satisfied simultaneously by the nonlinear dynamical element, in order for it to have the capacity to implement the logical operations, OR, AND, NOR, NAND, XOR and XNOR logic operations (cf. Table I) with the same system represented by Eq. 2, for the four distinct possible input sets $(0, 0)$, $(0, 1)$, $(1, 0)$ and $(1, 1)$.

Input Set (I_1, I_2)	Logic Operation	Output	Necessary & sufficient condition
(0,0)	OR	0	$x(t) < 0$
(0,1)/(1,0)	OR	1	$x(t) > 0$
(1,1)	OR	1	$x(t) > 0$
(0,0)	AND	0	$x(t) < 0$
(0,1)/(1,0)	AND	0	$x(t) < 0$
(1,1)	AND	1	$x(t) > 0$
(0,0)	NOR	1	$x(t) > 0$
(0,1)/(1,0)	NOR	0	$x(t) < 0$
(1,1)	NOR	0	$x(t) < 0$
(0,0)	NAND	0	$x(t) < 0$
(0,1)/(1,0)	NAND	1	$x(t) > 0$
(1,1)	NAND	1	$x(t) > 0$
(0,0)	XOR	0	$x(t) < 0$
(0,1)/(1,0)	XOR	1	$x(t) > 0$
(1,1)	XOR	0	$x(t) < 0$
(0,0)	XNOR	1	$x(t) > 0$
(0,1)/(1,0)	XNOR	0	$x(t) < 0$
(1,1)	XNOR	1	$x(t) > 0$

is 1, with the input signal $I = I_1 + I_2 + I_0$ being a three-level aperiodic square wave form. We observe that, under

optimal noise, interpreting the state $x(t) < 0$ as logic output 0 and the state $x(t) > 0$ as logic output 1, the system yields a clean logical responses as detailed in Table I and II. It is important to note that these input signals cannot cause a transition between potential wells on their own and the the transitions are aided by the noise floor, which is the phenomenon called logical stochastic resonance (LSR). The time waveforms of the system variable $x(t)$ thus obtained for various values of I_0 , noise strength D and constant bias value c are depicted in Figs. 4 and 5. More importantly, we demonstrate that changing the reconfigurable parameter I_0 offers a reliable control that allows us to obtain all six fundamental logic operations for an optimal noise intensity level D . So it is clearly evident that the nonlinear bi-stable system acts as a noise-assisted threshold detector (logical stochastic resonator) to extract a two-state logical output reliably, and I_0 can efficiently control the nature of the logic output, thereby serving as an excellent logic reconfiguration parameter.

We can quantify the consistency (or reliability) of obtaining a given logic output by estimating the probability of obtaining the desired logic output for different input sets to Eq.(2) through numerical simulation. This probability, denoted by $P(\text{logic})$, is the ratio of the number of correct logic outputs to the total number of runs, with each run sampling over different permutations of the four input sets $(0,0), (0,1), (1,0)$ and $(1,1)$. If the logic output, as obtained from $x(t)$, matches the logic output of the truth table for *all* four input sets in the run, it is considered a success, and is deemed unsuccessful even if one of the input sets does not yield a correct output. So this is a stringent measure of reliability, and when $P(\text{logic})$ is close to 1, the logic operation is obtained very reliably. Using this quantifier we find that all the logic operations can be obtained robustly in specific ranges of parameters. We show the representative case of $P(\text{logic})$ for the fundamental logic operation NOR, in the parameter space of the noise strength vs logic reconfiguration parameter I_0 in Fig. 6, and in the parameter space of the noise strength and the amplitude of the logic input signal in Fig. 7. Clearly the reliability of logic operations is close to 1 in an optimal band of moderate noise.

Note that both the logic reconfiguration parameter I_0 and the input signal strength have to be optimized to get the best operational range. For certain operations, such as XNOR, the robust operational range in parameter I_0 may be narrow for specific input signal strengths (cf. Fig. 3, where the input signal strength is 0.1). However, for different input signal strengths one can find a good operational range for XNOR as well (see Fig. 8 for an illustrative example).

The interesting observation here is that these robust logic operations are only realized, for sub-threshold input signals, in the presence of noise. More specifically, in relatively wide windows of moderate noise, the system yields logic operations with near certain probability i.e. $P(\text{logic}) = 1$, and so is robust to background fluctuations. This effect is also observed for the case of paramet-

ric perturbations, usually manifested as multiplicative or state-dependent noise.




FIG. 4. Time series $I(t) = I_1 + I_2$, and $x(t)$ associated with the XOR logic operation using the nonlinear system (cf. Eq. 2). The inputs I_1 and I_2 , take value -0.1 when logic input is 0 and value 0.1 when logic input is 1. The asymmetry control parameter c is fixed at 0.5 . The output $x(t)$ is used to extract logic operations for the logic reconfiguration parameter $I_0 = 0.8$. Panel (a) shows the signal $I(t)$. Panels (b)-(d): For low noise level $D = 0.1$ the input is not able to produce reliable transitions between the two states. As the noise level is increased, an optimal noise level is reached ($D = 0.35$) in which the nonlinear bi-stable system switches synchronously with the input, obtaining in this way a reliable XOR logic response. Further increase of the noise level $D=1.2$ leads to the occurrence of random switches, destroying the reliability of the logic gate.

III. EXPERIMENTAL REALIZATION

In this Section, we will verify this concept in electronic circuit analogs of the nonlinear system described by Eq.(2), and ascertain its robustness in experiments[42]. The schematic of the circuit realization is shown in Fig. 9. This type of system can also experimentally be implemented with integrated circuits by combining CMOS transistors and a set of linear resistors and capacitors [25]. In Fig. 9, $I(t)$ corresponds to logic input signal ($I_1 + I_2 + I_0$), where the logic input signals I_1 and I_2 take value $-100mV$ when logic input is 0 and value $100mV$ when logic input is 1. The bias voltage c is set equal to $-500mV$ and noise intensity value $D=1V$. The reconfiguration control parameter I_0 is varied from $200mV$ to $800mV$. The output node voltage $x(t)$ of operational amplifier OA2 corresponds to state variable $x(t)$ of Eq. (2). The component values of this circuit are indicated in the schematic (Fig. 9). A combination of op-amp adder, scale




FIG. 5. Time series $I(t) = I_1 + I_2$, and $x(t)$ associated with the reconfigurable logic operations using the nonlinear bi-stable system (cf. Eq. 2). Here noise intensity $D = 0.35$ and the inputs I_1 and I_2 , take value -0.1 when logic input is 0 and value 0.1 when logic input is 1. The asymmetry control parameter c is fixed as 0.5 . The output $x(t)$ is used to extract logic operations for various logic reconfiguration parameter I_0 . Panel (a) shows the signal $I(t)$ and panels (b)-(g), depict the NAND, NOR, XNOR, AND, OR and XOR logic responses for $I_0 = 0.3, 0.4, 0.5, 0.6, 0.75$ and 0.8 respectively.

changer and multiplier circuits are used to produce the nonlinear transformation signal $F(I)$ from the op-amp OA7. Further, the output $F(I)$ is coupled to the bottom circuit, again consisting op-amp summing amplifier, scale changer, integrator and multipliers to produce the dynamical state variable $x(t)$. In the circuit, op-amps are realized with AD712 or $\mu A741$. The multipliers are realized with AD633. The noise signal was drawn from Agilent or Keysight 33522A, Function/Arbitrary Waveform Generator. All oscilloscope trails were obtained using Agilent or Keysight DSOX2012A. The power supply to op-amps and the bias voltage I_0 and c were drawn from Agilent or Keysight E3631A DC Power Supply. The representative oscilloscope traces for various values of I_0 from the circuit realization of Fig. 9 are displayed in Fig. 10. A comparison with Fig. 5 clearly shows that the same phenomenon is observed in these experiments. That is, only with noise intensity D with moderate value, equal to $1V$, do we get the desired logic gate operation reliably.

Though we have demonstrated our idea with the specific bi-stable system given in Eqn. 2, we can also obtain all these reconfigurable logic operations in a similar fashion, in the presence of a noise-floor, using any bi-stable




FIG. 6. Density map of $P(\text{logic})$ for NOR logic operation, as a function of the noise strength (x -axis) and the logic re-configuration parameter I_0 (y -axis), obtained from numerical simulations. Here the input signal strength is 0.1. All other control parameters are fixed as in Fig. 5.




FIG. 7. Density map of $P(\text{logic})$ for NOR logic operation, as a function of the noise strength (x -axis) and input signal strength (y -axis), obtained from numerical simulations. Here $I_0 = 0.4$. All other control parameters are fixed as in Fig. 5.

system, including a simple Schmitt trigger as the basic bi-stable unit.

IV. CONCLUSIONS

In summary, we have demonstrated a scheme for the direct and flexible implementation of all basic logic gates utilizing nonlinear dynamics and the interplay of noise. The richness of nonlinearity allows us to select out all the different binary logic gate responses from the same nonlinear (bi-stable) dynamical system by simply setting suitable bias values and an optimal band of noise. The reconfigurable bias values are known exactly from theory and are thus available as a look-up table. This scheme was implemented both through numerical simu-




FIG. 8. Density map of $P(\text{logic})$ for XNOR logic operation, as a function of the noise strength (x -axis) and the logic re-configuration parameter I_0 (y -axis) obtained from numerical simulations. Here the input signal strength is 0.17. All other control parameters are fixed as in Fig. 5.




FIG. 9. Analog circuit diagram of Eqs. 2 and 3. Here OA1 - OA7 are operational amplifiers (μA 741 or AD712). M1 - M4 are analog multipliers (AD633). The resistor values are fixed as $R = R_3 = R_4 = R_5 = R_6 = R_9 = R_{10} = R_{11} = R_{12} = R_{13} = R_{16} = R_{17} = R_{18} = R_{21} = 100 \text{ K}\Omega$. $R_1 = R_{14} = R_{19} = 25 \text{ K}\Omega$, $R_2 = 5 \text{ K}\Omega$, $R_7 = 10 \text{ K}\Omega$, $R_8 = 1 \text{ K}\Omega$, $R_{15} = R_{20} = 2.5 \text{ K}\Omega$. The capacitor value is fixed as $C_1 = 0.01 \mu\text{-Farad}$. The nonlinear transformation function $F(I)$ generated by the top circuit is used to drive the bottom circuit. The response state variable $x(t)$ is obtained from the op-amp integrator circuit (OA2).

lations and electronic experiments. Thus our results suggest the potential of exploiting nonlinear transformations of inputs to implement flexible logic gates in the presence of a noise floor. The ideas presented here, combining the research directions of Chaos Computing[43–51] and Logical Stochastic Resonance[5, 6], has potential to be real-




FIG. 10. Experimental observation of different logic operations through the analog simulation circuit of Fig. 9. Panel (a) depicts input signal $I(t) = I_1 + I_2$. Here, I_1 and I_2 are two logic input signals which take value -100mV when logic input is 0 and value $+100\text{mV}$ when logic input is 1; Panels (b to g) show the wave forms of the output voltage $x(t)$, for noise amplitude $D = 1\text{V}$ and bias value $c = -500\text{mV}$. Panels (b-g), depict the NAND, NOR, XNOR, AND, OR and XOR logic responses for $I_0 = 0.3\text{V}, 0.4\text{V}, 0.5\text{V}, 0.6\text{V}, 0.75\text{V}$ and 0.8V respectively. Both for low and high noise levels, no desired logic output is observed. The noise signal is drawn from Agilent or Keysight 33522A, Function/Arbitrary Waveform Generator. The oscilloscope used is Agilent or Keysight DSOX2012A. The power supply to op-amps and the bias voltage I_0 and c are drawn from Agilent or Keysight E3631A DC Power Supply. The scale of the traces are: $50\text{ms}/\text{Div}$ (X-axis). For panel (a), the scale in the trace is: $500\text{mV}/\text{Div}$ (Y-axis), for panels (b-g), the scale in the traces are: $2\text{V}/\text{Div}$.

ized in wide-ranging systems, and denotes a direction in exploiting noise assisted dynamical systems to design computational devices.

An open direction of research would be investigate possible implementations of this idea on many-valued logic, such as three-valued ternary logic, potentially using multi-stable systems, rather than bi-stable ones. Further the use of machine learning techniques to optimize the system parameters in order to find the best operational range of different gates, given a typical noise floor, will be the next step to design the most optimal and robust set of reconfigurable gates.

In conclusion, the ideas presented and explicitly demonstrated through numerical simulations and proof-of-principle circuit experiments here, can provide impetus for further developments to optimize the basic idea, as well as to implement it in a range of systems. So this work offers ideas for an alternate computing platform, that may potentially yield rich dividends in the future.

V. ACKNOWLEDGEMENTS

KM acknowledges support from the DST-FIST Programme (Grant No. SR/FST/PSI-200/2015(C)). SS acknowledges support from the J.C. Bose National Fellowship (Grant No. JBR/2020/000004). WLD is supported by Office of Naval Research through Grant No. N00014-21-1-2354 and a gift from United Therapeutics.

[1] A few illustrative references for this vast field : L. Gammaitoni, P. Hanggi, P. Jung, and F. Marchesoni, Stochastic resonance, Rev. of Mod. Phys. **70**, 224 (1998); A.R. Bulsara and L. Gammaitoni, Tuning in to Noise, Physics Today **49**, 39 (1996)

[2] V. Sorokin and I. Demidov, On representing noise by deterministic excitations for interpreting the stochastic resonance phenomenon, Phil. Trans. Roy. Soc. A **379**, 20200229 (2021).

[3] C. Yang, J. Yang, D. Zhou, S. Zhang and G. Litak,

- Adaptive stochastic resonance in bistable system driven by noisy NLFM signal: phenomenon and application, *Phil.Trans.Roy.Soc.A* **379**, 2020-0239 (2021).
- [4] S. Rajasekar and M.A.F. Sanjuan, *Nonlinear Resonances* (Springer, Heidelberg, 2016).
- [5] K. Murali, Sudeshna Sinha, William L. Ditto and Adi R. Bulsara, Reliable logic circuit elements that exploit nonlinearity in the presence of a noise floor, *Phys. Rev. Lett.* **102**, 104101 (2009).
- [6] Adi R. Bulsara, Anna Dari, William L. Ditto, K. Murali and Sudeshna Sinha, Logical stochastic resonance, *Chem. Phys.* **375**, 424 (2010).
- [7] Lei Zhang, Aiguo Song and Jun He, Effect of colored noise on logical stochastic resonance in bistable dynamics, *Phys. Rev. E* **82**, 051106 (2010).
- [8] K. Murali, Sudeshna Sinha, Adi R. Bulsara, Anna Dari and William L. Ditto, Noise enhanced logic gates, *AIP Conference Proceedings* **1339**, 67 (2011).
- [9] Animesh Gupta, Aman Sohane, Vivek Kohar, K. Murali and Sudeshna Sinha, Noise-free logical stochastic resonance, *Phys. Rev. E* **84**, 055201(R) (2011).
- [10] Huiqing Zhang, Yong Xu, Wei Xu and Xiuchun Li, Logical stochastic resonance in triple-well potential systems driven by colored noise, *Chaos* **22**, 043130 (2012).
- [11] Vivek Kohar and Sudeshna Sinha, Noise-assisted morphing of memory and logic function, *Phys. Letts. A* **376**, 957-962 (2012).
- [12] Yong Xu, Xiaoqin Jin, Huiqing Zhang and Tingting Yang, The availability of logical operation induced by dichotomous noise for a nonlinear bistable system, *J. Stat. Phys* **152**, 753 (2013).
- [13] Huiqing Zhang, Tingting Yang, Wei Xu and Yong Xu, Effects of non-Gaussian noise on logical stochastic resonance in a triple-well potential system, *Nonlinear Dynamics* **76**, 649 (2014).
- [14] Vivek Kohar, K.Murali and Sudeshna Sinha, Enhanced logical stochastic resonance under periodic forcing, *Comm. Nonlinear Sci. Numer. Simulat.* **19**, 2866 (2014).
- [15] Nan Wang and Aiguo Song, Enhanced logical stochastic resonance in synthetic genetic networks, *IEEE Trans. on Neural Networks and Learning Systems* **27**, 2736 (2016).
- [16] Juan Wu, Yong Xu, Haiyang Wang and Jurgen Kurths, Information-based measures for logical stochastic resonance in a synthetic gene network under Levy flight superdiffusion, *Chaos* **27**, 063105 (2017).
- [17] Manoj Aravind, K.Murali and Sudeshna Sinha, Coupling induced logical stochastic resonance, *Physics Letters A* **382**, 1581 (2018).
- [18] Rong Gui, Huiyu Zhang, Guanghui Cheng and Yuangen Yao, Setreset latch logic operation in a bistable system under suprathreshold and subthreshold signals, *Chaos* **30**, 023119 (2020).
- [19] G. Cheng, W Liu, R Gui and Y Yao, Sine-Wiener bounded noise-induced logical stochastic resonance in a two-well potential system, *Chaos, Solitons & Fractals* **131**, 109514 (2020).
- [20] Mingjie Hou, Jianhua Yang, Shuai Shi and Houguang Liu, Logical stochastic resonance in a nonlinear fractional-order system, *Eur. Phys. J. Plus* **135**, 747 (2020).
- [21] Rong Gui, Yue Wang, Yuangen Yao and Guanghui Cheng, Enhanced logical vibrational resonance in a two-well potential system, *Chaos, Solitons & Fractals* **138**, 109952 (2020).
- [22] Yuangen Yao and Jun Ma, Logical Chaotic Resonance in a Bistable System, *International Journal of Bifurcation and Chaos* **30**, 2050196 (2020).
- [23] Manoj Aravind, Sudeshna Sinha and P.Parmananda, Competitive interplay of repulsive coupling and cross-correlated noises in bistable systems, *Chaos* **31**, 061106 (2021).
- [24] Shengping Huang, Jianhua Yang, Huayu Liu and M.A.F. Sanjuan, Effect of Static Bifurcation on Logical Stochastic Resonance in a Symmetric Bistable System, *International Journal of Bifurcation and Chaos* **31**, 2150246 (2021).
- [25] K. Murali, I. Rajamohamed, Sudeshna Sinha, William L. Ditto, and Adi R. Bulsara, Realization of reliable and flexible logic gates using noisy nonlinear circuits, *Appl. Phys. Lett.* **95**, 194102 (2009).
- [26] P. Pfeffer, F. Hartmann, S. Hfling, M. Kamp and L. Worschech, Logical Stochastic Resonance with a Coulomb-Coupled Quantum-Dot Rectifier, *Physical Review Applied* **4**, 014011 (2015).
- [27] Diego N. Guerra, Adi R. Bulsara, William L. Ditto, Sudeshna Sinha, K. Murali and P. Mohanty, A Noise-Assisted Reprogrammable Nanomechanical Logic Gate, *Nano. Lett.* **10**, 1168 (2010).
- [28] L. Worschech, F. Hartmann, T. Y. Kim, S. Hfling, M. Kamp, A. Forchel, J. Ahopelto, I. Neri, A. Dari and L. Gammaioni, Universal and reconfigurable logic gates in a compact three-terminal resonant tunneling diode, *Appl. Phys. Lett.* **96**, 042112 (2010).
- [29] J. Zamora-Munt and C. Masoller, Numerical implementation of a VCSEL-based stochastic logic gate via polarization bistability, *Optics Express* **18**, 16418 (2010).
- [30] Kamal P. Singh and Sudeshna Sinha, Enhancement of logical responses by noise in a bistable optical system, *Phys.Rev.E* **83**, 046219 (2011).
- [31] Sudeshna Sinha, J. M. Cruz, T. Buhse and P. Parmananda, Exploiting the effect of noise on a chemical system to obtain logic gates, *Europhys.Lett.* **86**, 60003 (2009).
- [32] Hiroyasu Ando, Sudeshna Sinha, Remo Storni and Kazuyuki Aihara, Synthetic gene networks as potential flexible parallel logic gates, *Europhys.Lett.* **93**, 50001 (2011); Anna Dari, Behnam Kia, Adi R. Bulsara and William Ditto, *Europhys.Lett.* **93**, 18001 (2011).
- [33] Amit Sharma, Vivek Kohar, Manish Dev Shrimali and Sudeshna Sinha, Realizing logic gates with time-delayed synthetic genetic networks, *Nonlinear Dynamics* **76**, 431 (2014).
- [34] Edward H. Hellen, Syamal K. Dana, Jrgen Kurths, Elizabeth Kehler and Sudeshna Sinha, Noise-Aided Logic in an Electronic Analog of Synthetic Genetic Networks, *Plos ONE* **8**, e76032 (2013).
- [35] Yong Xu, Xiaoqin Jin and Huiqing Zhang, Parallel logic gates in synthetic gene networks induced by non-Gaussian noise, *Phys. Rev. E* **88**, 052721 (2013).
- [36] K. Murali, Sudeshna Sinha, Vivek Kohar, Behnam Kia and William L. Ditto, Chaotic attractor hopping yields logic operations, *PLoS ONE* **13**, e0209037 (2018).
- [37] M. Sathish Aravindh, A. Venkatesan and M. Lakshmanan, Strange nonchaotic attractors for computation, *Phys. Rev.E* **97**, 052212 (2018).
- [38] M. Sathish Aravindh, A. Venkatesan and M. Lakshmanan, Route to logical strange nonchaotic attractors with single periodic force and noise, *Chaos* **30**, 093137 (2020).

- [39] M Sathish Aravindh, R Gopal, A Venkatesan and M Lakshmanan, Realisation of parallel logic elements and memory latch in a quasiperiodically-driven simple nonlinear circuit, *Pramana* **94**, 78 (2020).
- [40] V. Manoj Aravind, K. Murali and Sudeshna Sinha, Synchronized Hopping Induced by Interplay of Coupling and Noise, In: W. Lacarbonara, B. Balachandran, J.Ma, J. Tenreiro Machado, G. Stepan. (eds), *Nonlinear Dynamics and Control* (pp 325-334), Springer, Cham. (2020).
- [41] M. Morris Mano, Charles R. Kime, Tom Martin, *Logic and computer design fundamentals*, (Pearson Education Limited, England, 2016).
- [42] M.Lakshmanan and K.Murali, *Chaos in Nonlinear Oscillators: Controlling and Synchronization* (World Scientific, Singapore, 1996).
- [43] In recent years, the wide-ranging temporal patterns of a nonlinear system have been harnessed to do computational tasks, the so-called “chaos computing” paradigm. See for instance: Sudeshna Sinha and William L. Ditto, Dynamics Based Computation, *Phys. Rev. Lett.* **81** 2156 (1998); Sudeshna Sinha and William L. Ditto, Computing with distributed chaos, *Phys. Rev. E* **60** 363 (1999); T. Munakata, Sudeshna Sinha and William L. Ditto, Chaos computing: implementation of fundamental logical gates by chaotic elements *IEEE Trans. Circ. and Systems* **49** 1629 (2002); Sudeshna Sinha, Toshinori Munakata, and William L. Ditto, Flexible parallel implementation of logic gates using chaotic elements, *Phys. Rev. E* **65** 036216 (2002); K. Murali, Sudeshna Sinha, and William L. Ditto, Implementation of NOR Gate by a Chaotic Chua’s Circuit, *Int. J. Bif. and Chaos (Letts.)* **13** 2669 (2003); K. Murali and Sudeshna Sinha, Using synchronization to obtain dynamic logic gates, *Phys. Rev. E* **75** 025201(R) (2007).
- [44] Bryan S Prusha and John F Lindner, Nonlinearity and computation: implementing logic as a nonlinear dynamical system, *Phys. Letts. A* **263**, 105 (1999).
- [45] Cafagna D. and Grassi G. Chaos-based computation via Chua’s circuit: parallel computing with application to the SR flip-flop, *International Symposium on Signals, Circuits and Systems*, 2005, ISSCS 2005. **2** 749 (2005).
- [46] K. E. Chlouverakis and M. J. Adams, Optoelectronic realization of NOR logic gate using chaotic two-section lasers, *Electronics Letters* **41** 359 (2005).
- [47] Behnam Kia, John F. Lindner, and William L. Ditto, *IEEE Trans.Cir.Syst-II* **63** 944-948 (2016).
- [48] Behnam Kia, Kenneth Mobley, and William L. Ditto, An Integrated Circuit Design for a Dynamics-Based Reconfigurable Logic Block, *IEEE Trans.Circ.Syst-II* **64** 715-719 (2017).
- [49] Shanta, A.S., et al., 2018 *IEEE 61st Internaltional Midwest Symposium on Circuits and Systems (MWSCAS)* IEEE, 1016-1019.
- [50] A. S. Shanta, M. B. Majumder, M. S. Hasan, M. Uddin and G. S. Rose, Design of a Reconfigurable Chaos Gate with Enhanced Functionality Space in 65nm CMOS, 2018 *IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS)*, 1016 (2018); Aysha S Shanta, Md Badruddoja Majumder, Md Sakib Hasan, Garrett S Rose, Physically unclonable and reconfigurable computing system (purcs) for hardware security applications, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* **40**, 405 (2020).
- [51] Md Sakib Hasan, Aysha S Shanta, Partha Sarathi Paul, Maisha Sadia, Md Badruddoja Majumder, Garrett S Rose, Design of an Enhanced Reconfigurable Chaotic Oscillator using G4FET-NDR Based Discrete Map, arXiv e-prints, arXiv:2101.00334, (2021).