This is the accepted manuscript made available via CHORUS. The article has been published as:

Gate-Sensing Charge Pockets in the Semiconductor-Qubit Environment
Phys. Rev. Applied 11, 064027 — Published 12 June 2019
DOI: 10.1103/PhysRevApplied.11.064027
Gate-Sensing Anomalous Charge Pockets in the Semiconductor Qubit Environment

X. G. Croot,1 S. J. Paula,1 M. C. Jarratt,1 H. Lu,2 A. C. Gossard,2 J. D. Watson,3,4 G. C. Gardner,5,4 S. Fallahi,3,4 M. J. Manfra,5,3,6,4 and D. J. Reilly1,7,*

1ARC Centre of Excellence for Engineered Quantum Systems, School of Physics, The University of Sydney, Sydney, NSW 2006, Australia.
2Materials Department, University of California, Santa Barbara, California 93106, USA.
3Department of Physics and Astronomy, Purdue University, West Lafayette, IN 47907, USA.
4Birck Nanotechnology Center, Purdue University, West Lafayette, IN 47907, USA.
5Microsoft Quantum Purdue, Purdue University, West Lafayette, IN 47907, USA.
6School of Materials Engineering and School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, USA.
7Microsoft Quantum Sydney, The University of Sydney, Sydney, NSW 2006, Australia.

Dispersive gate sensing (DGS) uses radio frequency (rf) reflectometry to locally probe the quantum capacitance of a gate electrode. Applying DGS to heterostructure-based qubit devices, we report the repeated observation of anomalous signals that we attribute to pockets of charge in the potential-landscape likely under, and surrounding, the surface gates that define quantum dot qubits. Interestingly, these charge pockets appear to evade detection with conventional charge sensors but manifest strongly in the response of the gate sensor. Configuring a quantum point contact (QPC) as a highly-localised heat source, we show how these charge pockets likely form close to the end of the gate electrodes, in close proximity to gate-defined qubits. The presence of uncontrolled charge may lead to offsets in gate-voltage, and further contribute to charge-noise that produces decoherence in semiconductor qubits.

I. INTRODUCTION

The on-chip resources needed to read out semiconductor qubits can be significantly lowered by using a single, compact gate electrode as a detector. Configured to probe the local density of states by sensing the charge response to a small ac voltage, gate-based readout has recently been shown to have sufficient sensitivity to enable the state of a qubit to be determined in a single shot. Despite recent advances, it is not obvious that gate readout can be deployed in all sensing regimes where single electron transistors (SETs) or quantum point contacts (QPCs) have been used to detect the charge configuration of a nanoscale device. In particular, since dispersive gate sensing (DGS) effectively detects a change in the local capacitance, its signal and noise spectrum can be different from conventional sensors that detect the total charge.

Here, we use DGS to investigate charge dynamics in the two-dimensional (2D) potential-landscape of gate-defined qubit devices constructed from high-mobility heterostructure materials. Over the course of examining many different devices, we routinely observe reproducible but anomalous signals in the response of gate sensors as a function of gate bias. Although not fully understood, we present data consistent with the interpretation that these anomalous signals originate from weakly-bound pockets of charge that remain when the electron channel under or near a gate is only partially depleted. In this interpretation, large, shallow quantum dots that are inadvertently trapped by inhomogeneities in the potential at low-density undergo Coulomb blockade at low temperature. The rf voltage associated with the DGS technique can then induce tunnelling between trapped pockets of charge, leading to anomalous signals in the capacitive response of a gate. Surprisingly, these signals do not correlate with standard charge-detection measurements based on a QPC charge detector. In what follows we propose an explanation to account for this discrepancy between DGS and charge-sensing and present further evidence that these charge pockets are located reasonably close to the end of the gate electrodes.

The presence of such charge pockets has long been known, although directly probing them usually requires methods such as scanned-probe techniques that can, for instance, image electron-hole puddles at the surface of materials such as graphene. Puddles of charge have also been detected by measuring velocity-shifts in the propagation of surface acoustic waves in low-density 2D systems or via the use of capacitive-bridges and local electrometers. Our use of gate-sensing to probe the potential landscape extends this toolkit of techniques, opening the prospect of pinpointing unaccounted sources of noise and offset charge that limits the performance of qubits and readout devices.

II. EXPERIMENTAL SETUP

Turning to the details of our experiments, Fig. 1(a-d) shows four separate GaAs/AlGaAs devices with distinct gate patterns fabricated using electron beam lithography and TiAu metalization for the gate electrodes. The growth of the heterostructure material spans separate molecular beam epitaxy machines, and each device has been examined over multiple cooldowns and in different dilution refrigerators. The devices are also different in terms of their carrier density, mobility, and depth of the
2DEG from the surface (for details see the caption of Fig. 1). In the case of devices 3 and 4, the TiAu gate electrodes are separated from the GaAs surface by an 8 nm insulating barrier of Hafnium Oxide (HfO), deposited using atomic layer deposition. Devices 1 and 3 were cooled with positive bias\footnote{Despite all of these differences, anomalous oscillatory signals routinely appear in the response of the gate sensors, without any clear correlation to the device geometry or heterostructure material characteristics.}. \footnote{Gates coloured orange in Fig. 1(a-d) are wire-bonded to radio-frequency LC tank circuits to enable DGS using rf-reflectometry\cite{ref1, ref20}. In this configuration, the capacitive component of the resonator comprises parasitic $C_p$, gate $C_g$, and quantum $C_q$ contributions, as shown in Fig. 1(e). A typical response of a resonator with frequency, shown in Fig. 1(f), depends strongly on the gate voltage which alters the capacitance in the region of the gate electrode. With all other gates held at 0 mV, stepping gate G1 from low bias to a bias that fully depletes the 2DEG underneath the gate, shifts the resonant frequency as the reactance of the circuit changes. For subsequent figures the phase response is detected by mixing-down the reflected rf-carrier to baseband, yielding a voltage $V_{DGS}$ proportional to the change in resonator reactance at a fixed frequency.}

Examinating now the anomalous signals in the DGS response, Fig. 2 presents representative data sets in which the response of the gate-sensor (red coloured gate in Fig. 2 insets) exhibits oscillatory patterns under various configurations of gate bias (see the caption for detailed explanation). Although the particular gate pattern was designed to produce quantum dot qubits with tunnel-coupling to the source-drain reservoirs, for the present study we intentionally do not bias the gates to values that would typically form a quantum dot in the centre region. Focusing on device 1, Fig. 2(a) shows the response of the gate-sensor $V_{DGS}$ as a function of the gates G1 and G5, with the other gates held at constant bias. In this regime, the DGS response exhibits a complex pattern of lines that do not resemble the signal expected for an intentional quantum dot\footnote{In Fig. 2(a) and (b) Complex, oscillatory pattern in the DGS response for device 1, as a function of gates G1 and G5, adjusting G3 by 40 mV between (a) and (b). This pattern does not resemble a typical DGS signal for a quantum dot. (c) and (d) Derivative of $V_{DGS}$ with respect to gate bias, now as a function of G2 and G4. Active gates are held at constant potential and inactive gates at zero (see legend in (d)). (e) Cartoon illustrating our interpretation: charge pockets form underneath the gate when electrons are partially depleted, giving rise to Coulomb blockade oscillations in the DGS readout signal.}. Instead, the pattern does not resemble a typical DGS signal for a quantum dot. (c) and (d) Derivative of $V_{DGS}$ with respect to gate bias, now as a function of G2 and G4. Active gates are held at constant potential and inactive gates at zero (see legend in (d)). (e) Cartoon illustrating our interpretation: charge pockets form underneath the gate when electrons are partially depleted, giving rise to Coulomb blockade oscillations in the DGS readout signal.}
changes amplitude, period, and slope with gate-bias. A small variation in the bias of G3 dramatically alters the pattern [see Fig. 2(b)], providing the first clue that the signal originates from the electron gas, likely close to the end of the gates. To make it easier to see the fine details in these complex patterns, we plot the derivative of the sensing signal with respect to gate voltage, as shown in Fig. 2(c) and (d), now as a function of G2 and G5.

III. DISCUSSION

Breaking with our presentation of the data and moving to our interpretation, we suspect these anomalous signals stem from charge transitions, not from an intentional quantum dot, but from electrons tunnelling between disorder-induced charge pockets in the potential landscape. The cartoon in Fig. 2(e) illustrates this interpretation, showing how as the electron density is reduced by gate-depletion, the homogeneous 2DEG breaks up into shallow puddles of charge, separated by tunnel barriers. The spatial distribution of such puddles is well-understood to reflect the configuration of partially-ionized silicon donor sites in the AlGaAs, surface charge arrangement, and crystal disorder at the heterostructure interface. Likely, as the gate bias is varied, the presence of these disorder-induced charge pockets leads to tunnelling transitions which can be detected with the dispersive gate sensing technique. Although not completely understood, we suggest that the curvature and changing slope of the lines relates to the complicated shape of the charge pocket and its response to fields from the gates, as well as the distance, orientation, and direction of tunnelling, relative to the gate-sensor.

In what follows, we pursue this charge-pocket interpretation as an explanation for the complex patterns observed with gate sensing, gathering further evidence from measurements on additional devices. Switching to device 2, for instance, we again observe oscillatory structure in the gate sensor response, as shown in Fig. 3(a). In an effort to further pinpoint the source of this signal we limit the gate bias to three gates, holding the other gates at zero to ensure that a quantum dot cannot be formed in the central region. Nevertheless, even with 3 gates, close inspection of the data in Fig. 3(a) [see zoomed region in Fig. 3(b)] reveals the presence of avoided-crossings in the DGS signal and provides additional evidence that we are detecting interacting charge pockets in the potential landscape. Of interest, applying a voltage to the upper gate, G6, is seen to have no effect on the data, as shown in Fig. 3(c).

The strongest evidence that the anomalous patterns in the DGS response are associated with charge pockets is presented in Fig. 3(d) and (e), with data taken now on yet a third device, (device 3). Here we compare the gate-sensor response, first with all other gates at low bias [Fig. 3(d)], and then with all other gates set to highly negative voltages [Fig. 3(e)], well past the typical bias required to deplete the electron gas. In the data taken in the high gate-bias regime, nearly all of the anomalous signals appear to vanish, again consistent with our interpretation that the signals arise from charge pockets that can be expelled with sufficient gate bias. Finally, we note that in the case of device 3, the surface gates are insulated from the GaAs by a thin layer of HfO. Despite the presence of the HfO, the oscillatory structure in the readout persists at low gate voltage, discounting explanations based on surface charge-states or gate-leakage, which would otherwise likely be modified by the addition of an insulating layer.

Suspecting that the anomalous DGS signals arise from charge pockets under or near the gates, an obvious check is to look for comparable signals with conventional charge-detectors such as an SET or QPC configured as a sensor by monitoring its conductance close to pinch-off. Measurements with device 4 enable such a direct comparison, as shown in Fig. 4. Here we form a QPC by pinching-off the electron gas between gates G2 and G3 and measuring the transport current between ohmic contacts, as shown in Fig. 4(a). Although this QPC does not exhibit clean quantized conductance plateaus, it pinches-off steeply near zero bias to make a good charge sensor. We then compare the transport response of the QPC to the signal from the DGS sensor [Fig. 4(b)], both mea-
measured as a function of source-drain bias $V_{SD}$. Clear in the DGS response is the presence of an oscillatory pattern around $V_{SD} = 0$, typical of the signal that we interpret as tunnelling between charge pockets in Coulomb blockade. Interestingly, this oscillatory signal begins to weaken as the QPC opens up (the lighter, diamond-like features near $G_2 \sim -400$ mV relate to the DGS detecting the first QPC sub-band edge\(^1\)). Comparing the response of the two detectors at zero bias, Fig. 4(c) displays a strong oscillatory signal in the DGS response (blue) that extends well past the gate bias at which the QPC pinches-off. In contrast, the QPC transport signal (red) does not show any discernible features that correspond to the oscillatory structure in the DGS signal.

We suggest two explanations to account for the discrepancy between the signals from the two detectors. Firstly, the location of charge pockets is likely under, or very close to the gate, since this is where the electrons are depleted by the gate bias. In this picture, a charge pocket could be far from the QPC and strongly screened by the gate metal to the extent that it is undetectable by the QPC sensor. Alternatively, if the pocket is under the gate it is always closely coupled to the gate and can alter its quantum capacitance. In fact, screening by the gate metal constitutes the DGS signal. Secondly, we note that in the case of DGS the oscillating rf voltage on the gate induces the tunnelling transitions, which are detected synchronously, i.e., in relation to the phase of the rf signal, whereas the QPC charge sensor makes a time average measurement of the induced charge.

We next examine the temperature dependence of the DGS oscillations, as quantified by their Fourier amplitude, normalised with respect to their amplitude at base temperature of $\sim 20$ mK. Line is a guide to the eye. (b) DGS response as a function of $G_7$ and $G_4$, without a source-drain bias across the QPC. (c) DGS oscillations with QPC bias of $V_{SD} = -2.0$ mV. (d) Differential conductance of the QPC as a function of source-drain bias $V_{SD}$. (e) Amplitude of the DGS oscillations, quantified as the magnitude of their Fourier component, as a function of gate bias $G_7$ and $V_{SD}$. (f) Horizontal 1D line-cuts of the data in (e) at positions indicated by dashed lines.
extract their charging energy. Taking device 2 as an example, Fig. 5(a) show the amplitude of the anomalous DGS oscillations [measured as the magnitude of their fast Fourier transform (FFT)] as a function of the cryostat temperature. Raising the temperature above $T \sim 300 \text{ mK}$ rapidly suppresses the oscillations in the DGS signal, presumably as the thermal energy becomes comparable to the charging energy of the pocket, that is, on the order of a few 10s of $\mu\text{eV}$, an order of magnitude smaller than the typical charging energies measured for intentional, gate-defined quantum dots used as a qubits$^{22}$. Such a small charging energy is consistent with a large capacitance between the charge pocket and the gate, as could be expected if the pocket is underneath or very closely coupled to the gate.

Finally, in an effort to better pinpoint the location of the charge pockets we make use of a QPC as a highly-local source of joule-heating. By controlling the bias across the QPC this approach allows a very small amount of heat to be generated at the micron-scale region surrounding the QPC, as opposed to elevating the temperature of the whole chip, essentially creating a local temperature gradient. Biasing gates G7 and G5 to configure a QPC, we control the dc voltage across ohmic contacts O1 and O2 and perform DGS readout from gate G5, as shown in Fig. 5(b) and (c). At low gate bias, with the QPC open and low resistance, the presence of current droops to zero. Next, we quantify the amplitude of the source-drain bias, $V_{SD}$, leads to suppression in the oscillatory pattern measured by the gate sensor, as indicated by comparing Figs. 5(b) ($V_{SD} = 0$) to Fig. 5(c) ($V_{SD} = -2 \text{ mV}$). The oscillations are restored when the QPC is fully pinched-off and the current drops to zero.

Investigating further, we make a more detailed examination of this effect by first measuring the QPC differential conductance, as shown in Fig. 5(d). As the QPC is nearly pinched-off, appreciable conductance only appears at high $V_{SD}$. Next, we quantify the amplitude of the DGS oscillations by taking their FFT magnitude as a function of $V_{SD}$ and gate-bias, G7, as shown on the intensity axis in Fig. 5(e) and as 1D line-cuts in Fig. 5(f). In this way, we are making use of the anomalous DGS signal from the pockets as a highly-local thermometer. We can calibrate this (Coulomb blockade) thermometer using the data in Fig. 5(a) that gives the FFT magnitude of the oscillations as a function of cryostat temperature. With this calibration in hand, we determine that the presence of a modest source-drain bias across the QPC, say 0.5 mV, dissipates only pico-Watts of power, but surprisingly heats the charge pockets to a temperature of order $\sim 700 \text{ mK}$. Given that the cryostat has a cooling power of 100s of micro-Watts at this temperature, and given crude estimates for the thermal conductivity of the chip, we conclude that the QPC creates a hot-spot that returns to the bulk equilibrium temperature over a scale of order the electron scattering length $l_\phi$. This reasoning, although somewhat tentative, is again consistent with our interpretation that the location of the charge pockets is within a few microns of the QPC hotspot, likely not at the very tip of the gates, but rather under the wider sections of the gates as they taper-out and are partially depleted.

IV. CONCLUSION

Throughout this paper, we have presented data consistent with our interpretation that electron tunnelling between unintentional charge pockets leads to oscillatory signals in the dispersive response of gate sensors. Summarising, this evidence includes: the sensitivity of the oscillatory patterns to the bias of nearby gates (Fig. 2), the presence of avoided crossings (Fig. 3), and the suppression of signals when gates are fully depleted (Fig. 3). Carrying this argument further, the data in Fig. 4 shows that these signals are not detectable with a QPC charge sensor, presumably because screening from the gate metal makes them difficult to detect using standard charge sensing, in contrast to DGS where the pockets contribute directly to the quantum capacitance of the gate. Finally, the data in Fig. 5 suggests that the charge pockets are reasonably localized to the vicinity of the QPC, and given their small charging energy, it is likely that such pockets correspond to shallow, micron-scale, quantum dots that form directly under the gates as the electron gas is partially depleted. Counting the number of Coulomb blockade oscillations, we estimate these pockets contain 10s of electrons or more.

Drawing attention to the possibility that these shallow pockets may be perturbed by proximal QPC transport, and considering that qubits are operated by rf gate-pulses or microwaves, it is likely that their presence can lead to charge fluctuations during qubit readout and control. The extent to which these pockets can be alleviated via the use of bi-polar, induced electron device structures$^{23,24}$ is an open direction for mitigating noise and offset charges in semiconductor qubits.

ACKNOWLEDGMENTS

This research was supported by Microsoft Corporation (Quantum Sydney), the US Army Research Office grant W911NF-12-1-0354, Australian Research Council Centre of Excellence for Engineered Quantum Systems (EQUS, CE170100009). We thank A.C. Mahoney for technical assistance and discussions, and acknowledge the contributions of J.I. Colless, for the fabrication of device 2, and J.M. Hornebrook, for the development of the read-out multiplexing chips. We acknowledge the use of the Australian National Fabrication Facility for device lithography.


