Flexible parallel implementation of logic gates using chaotic elements

Sudeshna Sinha, Toshinori Munakata, and William L. Ditto
Phys. Rev. E 65, 036216 – Published 21 February 2002
PDFExport Citation

Abstract

We demonstrate the basic principles for the direct and flexible implementation of all basic logical operations utilizing low dimensional chaos. Then we generalize the concept to high dimensional chaotic systems, and show the parallelism inherent in such systems. As a case study we implement the proposed parallel computing architecture to obtain parallelized bit-by-bit addition with a two-dimensional chaotic neuronal and a three-dimensional chaotic laser model.

  • Received 21 June 2001

DOI:https://doi.org/10.1103/PhysRevE.65.036216

©2002 American Physical Society

Authors & Affiliations

Sudeshna Sinha1, Toshinori Munakata2, and William L. Ditto3

  • 1The Institute of Mathematical Sciences, CIT Campus, Chennai 600 113, India
  • 2Computer and Information Science Department, Cleveland State University, Cleveland, Ohio 44115
  • 3Georgia Tech/Emory Biomedical Engineering Department, 315 Ferst Drive, Atlanta, Georgia 30332-0535

References (Subscription Required)

Click to Expand
Issue

Vol. 65, Iss. 3 — March 2002

Reuse & Permissions
Access Options
Author publication services for translation and copyediting assistance advertisement

Authorization Required


×
×

Images

×

Sign up to receive regular email alerts from Physical Review E

Log In

Cancel
×

Search


Article Lookup

Paste a citation or DOI

Enter a citation
×